

NAVAL POSTGRADUATE SCHOOL Monterey, California



THESIS

DTIC DEC 0 6 1988

DESIGN METHODOLOGY USING THE GENESIL SILICON COMPILER

bу

Robert Howard Settle

September 1988

Thesis Advisor:

Herschel H. Loomis, Jr.

Approved for public release; distribution is unlimited

SECURITY CLASSIFICATION OF THIS PAGE

REPORT DOCUMENTATION PAGE							
1. REPORT SECURITY CLASSIFICATION UNCLASSIFIED				16 RESTRICTIVE MARKINGS			
2a. SECURITY CLASSIFICATION AUTHORITY				3. DISTRIBUTION	AVAILABILITY OF	REPORT	
2b. DECLASSII	ICATION / DOV	VNGRADING SCHEDU	LE				
4. PERFORMING ORGANIZATION REPORT NUMBER(S)				5. MONITORING	ORGANIZATION RE	PORT NUMBER(S	·}
64. NAME OF PERFORMING ORGANIZATION 66. OFFICE SYMBOL			7a. NAME OF MONITORING ORGANIZATION				
Naval Postgraduate School			(If applicable) 62	Naval Postgraduate SChool			
	(City, State, an			7b. ADDRESS (City, State, and ZIP Code)			
Monterey, California 93943-5000				Monterey, California 93943-5000			
8a. NAME OF FUNDING / SPONSORING ORGANIZATION 8b OFFICE SYMBOL (If applicable)				9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER			
Bc. ADDRESS (City, State, and	1 ZIP Code)	<u> </u>	10 SOURCE OF F	UNDING NUMBER	\$	
				PROGRAM ELEMENT NO.	PROJECT NO	TASK NO	WORK UNIT ACCESSION NO
11 TITLE (Inc.	uda Sacurity C	(Jacobication)		L	L	<u></u>	<u> </u>
11. TITLE (Include Security Classification) DESIGN METHODOLOGY USING THE GENESIL SILICON COMPILER							
	Robert	Н.					
13a. TYPE OF REPORT13b TIME COVERED14. DATE OF REPORT (Year, Month, Day)15 PAGE COUNTMaster's ThesisFROMTO					2		
16 SUPPLEMENTARY NOTATION The views expressed in this thesis are those of the author and do not reflect the official policy or position of the Department of							
Defense	or the	U.S. Govern	nment	or positi	on of the	Departmen	toi
17.	COSATI		18 SUBJECT TERMS (C				
FIELD	GROUP	SUB-GROUP		icon Compiler design methodology;			
			nerformance:	it pipelined adder and multiplier			
performance; Top-down chip-design • 6 19. ABSTRACT (Continue on reverse if necessary and identify by block number)							
The applications of sillcon compliers, and the design methodology of the							
Genesil Silicon Compiler are described. The performance of Genesil system							
library adders and multipliers are compared with comparable custom pipelined adder and multiplier circuits built on the Genesil Silicon Compiler. High							
performance pipeline methods are discussed. The appendix is a tutorial							
illsutrating a Genesil system hierarchical top-down chip design, including							
simulation and timing analysis procedures.							
					1	-1 - (·
			,				
20 DISTRIBUTION AVAILABILITY OF ABSTRACT 21 ABSTRACT SECURITY CLASSIFICATION WINCLASSIFIED UNCLASSIFIED							
				226 TELEPHONE (408-646-	Include Area Code, 3124	22c OFFICE SY 62Lm	MBOL

DD FORM 1473, 84 MAR

83 APR edition may be used until exhausted All other editions are obsolete

SECURITY CLASSIFICATION OF THIS PAGE

Approved for public release; distribution is unlimited

Design Methodology Using the Genesil Silicon Compiler

by

Robert Howard Settle
Lieutenant Colonel, United States Marine Corps
B.S., United States Naval Academy 1971

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL September 1988

Author:

Robert Howard Settle

Approved by:

Herschel H. Loomis, Jr. Thesis Advisor

Chan Yang Second Reader

John P. Powers, Chairman

Department of

Electrical and Computer Engineering

Gordon E. Schacher

Dean of Science and Engineering

ABSTRACT

The applications of silicon compilers, and the design methodology of the Genesil Silicon Compiler are described. The performance of Genesil system library adders and multipliers are compared with comparable custom pipelined adder and multiplier circuits built on the Genesil Silicon Compiler. High performance pipeline methods are discussed. The appendix is a tutorial illustrating a Genesil system hierarchical top-down chip design, including simulation and timing analysis procedures.




TABLE OF CONTENTS

I.	INT	INTRODUCTION1				
II.	GENI	ESIL SILICON COMPILER5				
	A.	INTRODUCTION5				
	В.	ASIC DESIGN5				
	c.	GENESIL SYSTEM DESCRIPTION6				
III.	ADDI	ER CIRCUITS23				
	A .	PIPELINED CIRCUITS FOR HIGH PERFORMANCE23				
	В.	FULL ADDER DESIGN24				
	C.	FOUR BIT ADDER DESIGN32				
	D.	SIXTEEN BIT ADDER DESIGN41				
	E.	PERFORMANCE SUMMARY61				
IV.	MULT	TIPLIER CIRCUITS62				
	Α.	INTRODUCTION62				
	В.	4, 8, AND 16 BIT GENESIL LIBRARY MULTIPLIER64				
	C.	4 BIT PIPELINED MULTIPLIER68				
	D.	16 BIT PIPELINED MULTIPLIER75				
v.	CON	CLUSIONS82				
	Α.	SUMMARY82				
	В.	RECOMMENDATIONS83				
APPENI	OIX.					
LIST (OF RI	EFERENCES174				
INITI	AT. DI	ISTRIBITION LIST 17				

I. INTRODUCTION

As integrated circuits (I.C.) grow increasingly complex, new methods are needed to manage the complexity, cost, and time consumed when designing and testing the desired I.C. system. There is a demand for a quick, and relatively economical design process to precede the actual chip layout. To meet this criteria, the methodology must have the capability of design at higher levels to specify, design, and simulate the desired circuit. A state-of-the-art solution to this requirement is the silicon compiler.

Loosely defined, a silicon compiler is a system which generates I.C. layouts from high-level descriptions.

Originally, silicon compilation referred to a design methodology in lieu of a system or set of processes. The silicon compiler was analogous to compilation of machine code from a high-level language. An object was a graphic image rather than a block of executable code. Geometrics of the desired chip were constructed the same way as machine code. i.e., compiled from high-level languages. Early silicon compilers use "C" and "LISP" compilers. [Ref. 1]

The latest silicon compilers are complete design systems. Compilation is used as one mechanism for overall chip design. State-of-the-art silicon compilers have computer aided engineering (CAE) / computer aided design (CAD) as in the past, but also include geometry editing, symbolic editing.

simulation, automatic placement, automatic routing, compaction, and design rule checking [Ref. 1].

Each state of a complex custom I.C. system design, from concept to silicon testing, requires a team of experts in each field. Each team normally is not an expert in the other areas of chip development. Team expertise is a necessary condition in the fields of requirements generation, logic implementation, circuit simulation, chip layout, and testing. Chip level silicon compilation now allows a systems engineering to design Very Large Scale Integrated (VLSI) chips. With a silicon compiler, the design is accomplished by using a top-down, hierarchical design methodology starting with a partitioned chip set, proceeding down to individual chips, modules, and finally blocks. The blocks, or bottom-level design elements, include various types of logic blocks including ALU's. PLA's. RAM's. ROM's, multipliers, and inverters [Ref. 2].

Generally, far less time is required to design a circuit with a silicon compiler than is necessary for a comparable manual/CAD design method using graphic layout tools. The silicon compiler makes possible the rapid, real time development and testing of a system. This is advantageous for designing and producing relatively small numbers of chips. This is especially attractive for military applications where small numbers of chips are required (hundreds and thousands vs. millions) and a rapid turnaround time is desired [Ref. 3].

Reference [1] contains a directory with capability comparisons of the silicon compilers currently available from commercial sources. The most notable systems observed in the directory concerning flexibility and overall performance were the Concorde Silicon Compiler, made by the Seattle Silicon Corp. and the Genesil Silicon Compiler produced by Silicon Compiler Corp.

Currently, the Naval Postgraduate School has the capability of VLSI design using full custom methods, the MacPitts Silicon Compiler, and the Genesil Silicon Compiler. Both the full custom and MacPitts methods depend on separate. time consuming, programming for simulation and timing analysis of a VLSI chip. In Genesil, simulation and timing analysis are integrated into the system.

Chapter II describes the Genesil System's stand alone capabilities for the design of a VLSI system. Chapter III briefly describes system pipelining theory, a comparison of Genesil library versus custom adders. followed by the design and performance results of a pipelined 16 bit adder built on the Genesil Silicon Compiler. Chapter IV contains performance comparisons of Genesil library multipliers versus custom multipliers, followed by the design and performance results of a custom 4 bit pipelined Wallace Tree structured multiplier, concluding with the design and performance results of a custom

pipelined 16 bit parallel multiplier. The Appendix contains a tutorial for a top-down VLSI chip design for the Genesil Silicon Compiler.

II. GENESIL SILICON COMPILER

A. INTRODUCTION

The Genesil Silicon Compiler is based on silicon compilation, which is an Application Specific Integrated Circuit (ASIC) design method. ASIC design methodology also includes full custom, gate array, and standard cell methods. Full custom design is accomplished by a team of IC experts. whereas gate array, standard cell, and silicon compilation are based on the premise that the designer is not an IC expert [Ref. 4].

B. ASIC DESIGN

Full custom design is normally used by IC manufacturers producing vast quantities (millions) of standard off-the-shelf type chips, such as microprocessors. The chip is normally very dense with a full set of masks and customized proceduction tests since the designer and user are most likely not the same [Ref. 2]. Full custom design is time consuming and expensive, which can be attributed to the complexity of the design parameters for high density chips. Design parameters, at the full custom level, are a constant tradeoff involving performance (speed, power, function), die size, ease of test generation, and testability [Ref. 5].

Gate array design is accomplished by interconnecting the appropriate rows and columns of transistors with metal layers defining the circuit from appropriate netlist libraries. The

array is prefabricated and a circuit design is "fitted" to the array. Processing time is low, but circuit density is also low. Gate array vendors provide macros containing predefined patterns to form SSI circuits such as NAND and NOR gates [Ref.4]. This presents problems when attempting to translate a high level specification from one vendor to another.

Standard cell design is based upon the same methodology as the gate array design except it differs in the manufacture cycle. The gate array is a pre-manufactured wafer to which metal is added to form the IC. The standard cell does not have pre-defined transistor locations. The manufacturing process is similar to full custom, requiring all layers to be created. This does result, however, in a more dense circuit than that produced by the gate array method.

Silicon compilation produces a circuit which is very similar to a full custom design by synthesizing the circuit with a top-down, hierarchical design methodology consisting of chip sets, individual chips, modules and blocks [Ref. 5]. Silicon compilation provides the interface between high level design specifications and a variety of design tools which produce efficient IC layouts.

C. GENESIL SYSTEM DESCRIPTION

The Genesil Silicon Compiler System is a design automation system which provides the user with the capability of designing VLSI circuits from high level system description to manufacture tapeout by producing the IC circuits from

architectural descriptions. The system is composed of menus, commands, and forms used in the following activities descriptions. The system uses the UNIX Operating System. A Genesil System Overview is shown in Figure 2.1 [Ref. 6:p. 2.3].




Figure 2.1 Genesil Overview

1. Methodology

Prior to beginning a Genesil session, the user should pre-plan all functional and performance specifications. With this initial plan, the user is able to rapidly observe exploratory ("first cut") designs of the required specifications. After as many alterations as desired or required, the detailed design can be completed to include simulation and timing analysis. Next, the physical design process is "invoked" by using the Floor planning feature.

Once floor planned, verification is again conducted by functional simulation for logic, and timing analysis for performance. The chip is then ready for manufacture interface. The Genesil methodology is illustrated in Figure 2.2 [Ref. 6:p. 2.8].




Figure 2.2 Genesil Methodology

2. Design

Genesil is an object oriented system which uses a hierarchical pathname system based on the UNIX operating system pathnames. Objects are selected, attached, detached, moved, and removed from the user's account. Objects include blocks, modules, chips, and chip-sets.

Blocks are the lowest level objects in the Genesil System object hierarchy. Blocks are created by the system block generator as directed by the user's functional specifications. There are three types of blocks, independent blocks, data-path blocks, and random logic blocks.

Independent blocks include complex stand alone blocks of logic such as ROM's and PLA's. Data-path blocks are designed specifically for functions that manipulate parallel data.

Random logic blocks contain user specified gate level logic.

Modules are a collection of blocks, other modules (submodules), and parallel data-path modules [Ref. 7:p. 1.2].

Modules are intermediate objects in the hierarchy.

Modules are a collection of blocks and other modules

(submodules) [Ref. 7:p. 1.2].

Chips are complete integrated circuits. Chips contain blocks, modules, pad specifications, interconnection lists, positioning information for blocks and modules and packaging information. Chipsets are a collection of chips. Chipsets include chip interconnection lists, and user-supplied

simulation model programs and timing analysis models [Ref. 6:p. G.4].

Matter an object is attached from the SELECT_OBJECT menu, a Header Form is completed which specifies function type (i.e., RAMs, PLAs, random logic, etc.) and fabline. Next, a Specification Form is used to implement detailed information about the object. The Specification Form varies, depending on the object type selected. The Specification Form is the heart of the design process. This is where all design specifications are designated by the user. Functional objects are attached/detached, signals attached/detached, and bus widths designated. Once the Specification Form is completed to the user's specifications, the system generates a form check which identifies any incorrect signal connections which can be corrected immediately. Figure 2.3 [Ref. 6:p. 5.16] illustrates the design description hierarchy.




Figure 2.3 Design Description Hierarchy

3. Netlisting

A net is a connection between two or more objects. Objects are any one or combination of blocks, modules. chips. or chipsets. A netlist is a listing of all the nets in a module or chip. The netlisting feature allows the user to specify the interconnections between objects. Objectnetlisting and Net-netlisting are two options which may be selected and show the same information from different points of reference. The Object-netlist form is used to define connections of sub-objects to the system net. The Net-netlist form is used to specify signal names to be combined into a network which the system creates. Used in this context, a signal is synonomous with a node, from which a single node is formed from all connectors and nets which are electrically equivalent. Netlisting can also be accomplished between chips to form chipsets. Figure 2.4 shows the netlisting commands hierarchy [Ref. 6:p. 6.18].




Figure 2.4 Netlisting Command Hierarchy

4. Floorplanning

Floorplanning consists of the actual placement of objects on a module or chip, the connection of pins to pads or pinout, and fusion order specification. Placement refers to the actual geographic locations of objects in relation to one another. The placement feature allows the user to graphically determine the placement between objects to minimize wire lengths. Genesil provides the appropriate menu depending on the object type. The pinout option provides for assignment of external signals to on chip (signals not local to an object) and off chip 'I/O pins and pads) and is required for all modules and chips. Fusion allows the user to create and modify routing channel assignments on the floorplan by binding objects together to form channels [Ref. 6:p. 7.15]. Fusion may be accomplished automatically and then changed manually from the command selection form for more efficient routing. Figure 2.5 [Ref. 6:p. 7.25] depicts the Floorplanning Command Hierarchy.




Figure 2.5 Floorplanning Command Hierarchy

5. Compiling

Compile is a command option that allows the user to force an immediate compilation of the complete set of views or selected views of the selected object. A view is one of three Genesil System representations of a block, which are geometric, functional, and timing. Compilation must be completed prior to simulation, timing analysis, plot, or tooling activities. It is automatically done if simulation or timing analysis is attempted prior to compile selection because the system checks the objects files for compilation currency. For efficiency, it was found that each block of objects should be compiled at the completion of design and netlisting. Figure 2.6 [Ref. 8:p. A.7] shows the compile menu of commands.

COMPILE Menu

SIM_MODEL

TA_MODEL

LOAD_MODEL

GATE_MODEL

LAYOUT

BUILD_ALL

CHECK

AUTO_DEF_SPEC

INTERACTIVE

ABORT_GO_ON

Figure 2.6 Compile Menu

During initial design phase, the most significant compile commands include Build_All, Sim_Model, and Ta_Model.

The Build_All commands compile all views of the current object. Sim-Model compiles the simulation model needed for simulation of the current model. Ta-Model compiles the timing model necessary for timing analysis of the current object.

6. Simulation

The purpose of simulation is to verify that the design and layout generated by the current object are logically correct. The layout is synonomous with the geometric view of an object and is the physical equivalent of that object. The two most significant modes are functional and switch-level simulation.

Functional simulation generates a gate-level model for general purpose simulation and is independent of technology and layout. It is dependent only on circuit functionality and input signal changes. To perform functional simulation, the block must be defined and netlisted.

Functional simulation is based on a demand-evaluation algorithm which creates a functional model that simulates only the minimum logic required for correct results

[Ref. 9:p. 2.1]. The user designates net values and manually advances time across a clock edge.

Following design functionality verification, the object is floorplanned, resulting in the compilation of a layout. From the layout, switch-level simulation is used to

verify functionality of the actual layout of the chip.

Switch-level simulation uses an event-driven algorithm which is 5-10 times slower than functional simulation and is best used during final verification only. The algorithm is much slower because it depends on detailed signal propagation data extracted from timing analysis [Ref. 9:p. 2.2].

7. Timing Analysis

Timing command selection places the user in the general Timing Analyser (TA). The system then uses an algorithm that requires no test vectors and generates the following timing specs [Ref. 10:p. 1.1]:

Object propagation delays
Paths limiting clock frequency
Duty-cycle constraints
Input setup and hold times
Output delays
Internal node setup, hold times, and signal delays
Path delays between internal nodes.

The user then selects a menu command to generate a timing report for the desired information listed above. The TA can be used at any time during design following Definition Specification for random logic objects or blocks, and following Definition Specification and Floorplanning for modules or chips. Figure 2.7 [Ref. 10:p.1.1] shows the Timing Analysis environment.




Figure 2.7 Timing Analysis Environment

8. Manufacture Interface

After a chip is completely specified and verified in terms of functionality, timing, power dissipation, and size. the design is ready to be sent to a foundry specified on the chip's definition header form. A foundry, or factory which produces the chip, may be changed at any time by changing the selection on the header form and re-compiling the chip.

Design specifications are altered with each foundry change.

The fabline, or process used to make the chip, changes with each foundry change which affects chip size, power, and timing results. Changes occur because chip layout differs due to the selected fabline's design rule check, and each foundry has its own models for devices built on that particular fabline [Ref. 6:p. 11.2].

III. ADDEP CIRCUITS

A. PIPLINED CIRCUITS FOR HIGH PERFORMANCE

The purpose of pipelined circuits is to increase the through-put or performance of a circuit by splitting the task to be performed into cascaded sub-functions or smaller pieces and allocating separate hardware to each piece. Each piece or sub-function is defined as a stage. A stage normally consists of two components. They are the combinational logic to perform the sub-function, and a latch or flip-flop to save the output of one stage as input to the next. The concept is analagous with a physical pipeline or automobile assemblyline. Data flows through the stages of the circuit at a rate which is independent of the length of the pipeline or number of stages. If the overall function is completed in "X" nanoseconds(ns), and the function is divided into "N" stages, or sub-functions, then the output of the original function can theoretically be increased by "X/N" ns. This results in an "N" fold increase of performance [Ref. 11].

There are physical limitations on "N" due to hardware technology, the function being pipelined, clock-skew, and critical race. References 11 and 12 address hardware and function limitations. Clock-skew, due to circuit lengths, loading, and driver circuits, makes it nearly impossible to guarantee that all stages of a pipelined circuit receive the same pulse at exactly the same time. Critical race refers to

the situation where a datapath through a logic block in a stage may be so short that, if the latch changes its output early, the change may reach the next staging latch and change it during the same clock pulse [Ref. 1]. For this reason, usually flip-flops are used between logic stages or a two phase clock system is used with latches, each phase serving alternate stage latches. Two stages and a basic pipeline clock are shown in Figure 3.1 [Ref. 12:p. 36].




Figure 3.1 Two Stages and Pipeline Clock

B. FULL ADDER DESIGN

1. Introduction

Full adders serve a significant role in high performance pipelined signal processing circuits. High performance custom signal processing filters consist of pipelined adders and multipliers built from full adders. The Genesil Silicon Compiler system library contains full adders which can be programmed, via a menu, from 1 to 16 bits in

width. The performance and size of a 1 bit library full adder were compared with the performance and size of a custom full adder built on the Genesil System. Motivation for performance and size data stemmed from the research data presented in Chapter IV, where full adders were used to build high performance pipelined multiplier chips.

2. Genesil Silicon Compiler Library Full Adder

A full adder, shown in Figure 3.2 [Ref, 13;p. 2.1], was extracted from the Genesil Compiler Library, Volume III, which is a collection of all system random logic blocks available. The figure illustrated the only transparent information available to the user concerning a full adder.




Figure 3.2 Genesil View of Adder Block

The figure depicts two data input buses (A and B), and a single carry input (Cin) which are added together resulting in the data output bus (OUT) and a carry output (COUT) [Ref. 3]. The manual offered no internal logic circuit diagrams nor performance and size specifications for the adder. Since the adder width can be varied from 1 to 16 bits, the interest was

in whether the system used a general algorithm for adder construction, possibly resulting in wasted size and unnecessary hardware, or if it "customized" the adder to user specifications.

A 1 bit full adder block called lib_fulladd_blk was constructed, and a VLSI layout is shown in Figure 3.3.




Figure 3.3 Genesil 1 Bit Full Adder Layout

The object size, calculated by the system, was 3.56 % 7.42 mils, resulting in a total area of 26.15 square mils.

Timing analysis was performed on the block which resulted in the Timing Analyser output propagation delays shown in Table I.

TABLE I
GENESIL FULL ADDER OUTPUT PROPAGATION DELAYS

OUTPUT	OUTPUT DELAYS (ns)			
	MIN	MAX		
COUT	1.9	4.7		
sum	1.6	5.2		

3. Custom Full Adder

A typical full adder was constructed from exclusiveor gates, AND gates, and OR gate as shown in Figure 3.4 [Ref. 14].




Figure 3.4 Full Adder Logic Circuit

An object called cus_fulladd_blk was constructed and a VLSI layout is shown in Figure 3.5.




Figure 3.5 Custom 1 Bit Full Adder Layout

The object size, in mils, as calculated by the system was 7.58

X 2.42. This resulted in a total area of 18.34 square mils.

Timing analysis was performed by the system timing analyzer resulting in output propagation delays presented in Table II.

TABLE II
CUSTOM FULL ADDER OUTPUT PROPAGATION DELAYS

OUTPUT	OUTPUT DELAYS (ns)			
	MIN	MAX		
COUT	2.5	5.0		
SUM	1.4	4.6		

4. Results

The results of a comparison between the system library full adder and the custom full adder are summarized in Table III.

TABLE III
SIZE AND PERFORMANCE SUMMARY

	MAX PROPAGATION DELAY (ns)	TOTAL AREA (SQ MILS)
GENESIL FULL ADDER	5.2	26.15
CUSTOM FULL ADDER	5.0	18.34

The data indicate that the custom full adder provides a 0.2ns performance improvement with 7.81 square mils saving in area.

C. FOUR BIT ADDER DESIGN

1. Introduction

The four bit adder is the building block for high performance pipelined adders. A basic four bit adder is a ripple carry circuit consisting of four full adders. The carry out of each adder ripples down as one of the three inputs to the next adder. Performance size considerations influence the appropriate design. Designs include pipelining full adders with latches, four bit carry-look-ahead adders (CLA), and pipelined CLA. A pure performance pipelined CLA is described in Reference 15.

2. Genesil Silicon Compiler Library Four Bit Adder

A library four bit adder called lib_4bit_blk was constructed by using the Random Logic Block Specification menu shown in Figure 3.6.

Block type: ADDER Block index: 0

Name: >ADDERO__

Width: >_4

	1	Regime		
Connector	Width	: Timing		
A	4	1 Prop(t)	[3]	>A3
			[2]	>A2
			[1]	>A1
			[0]	>A0
B	4	1 Prop(t)	[3]	>B3
		-	[2]	>B2
			[1]	>B1
			[0]	>B0
OUT	4	1 Prop(t)	[3]	>\$3
			[2]	>\$2
			[1]	>\$1
			[0]	>50
CIM	1	1 Prop(t)	[0]	>Ci
COUT	1	1 Prop(t)	[0]	>Co
FEED	4	1 Feed thru	[3]	>FALSE
	_	_ + +	[2]	>FALSE
			i 1j	>FALSE
			[0]	>FALSE

Figure 3.6 Genesil 4 Bit Adder Specification Menu

Signal names were specified for the A and B buses, the 4 bit sur (OUT), carry-in (CIN), and carry-out (COUT).

A VLSI layout of the adder was constructed by using the system's plot feature and is shown in Figure 3.7.




Figure 3.7 Genesil Layout lib_4bit_blk

The size of the adder, calculated by the system during layout. measured 8.77×7.42 mils, resulting in a total area of 65.07 square mils.

Timing analysis, provided by the System Timing

Analyzer, produced the output propagation delays for all

output signals. Data are provided in Table IV.

TABLE IV
GENESIL 4 BIT ADDER OUTPUT PROPAGATION DELAYS

OUTPUT	OUTPUT DELAYS (ns)	
	MIN	MAX
Со	1.9	9.5
so	1.6	5.2
S1	3.1	6.3
\$2	2.3	8.0
23	3.1	9.2

Maximum propagation delay was 9.5 ns. occurring at the carry-out (Co) output.

3. Custom Four Bit Carry-Look-Ahead (CLA) Adder

The Genesil System manuals provide no information concerning any CLA features of the library adder. Without CLA, addition can become inefficient, but by pipelining conventional adder circuitry, performance can be increased at the price of additional hardware. CLA circuits involve more hardware than ripple carry circuits, but are faster.

The principle of CLA circuits involves anticipating when and where a carry will be generated. The circuit "looks ahead" to see where the carry is needed. References 15 and 16 provide detailed CLA algorithm development and analysis. The circuit shown in Figure 3.8 [Ref. 17] was constructed for a performance and size comparison with the Genesil 4 bit adder.

Figure 3.9 shows the Random Logic Functional Specification menu used to build the CLA circuit. Each random logic object was specified, signals designated, and the circuit net-listed.




Figure 3.8 4 Bit CLA Adder

```
>XORO
DEL
     EDIT
           MOVE
                    0:
                                      (XOR)
                        >XOR1
                                      (XOR)
DEL
     EDIT
           MOVE
                    1:
DEL
     EDIT
           MOVE
                    2:
                        >AND2
                                      (AND)
                        >AND3
DEL
     EDIT
           MOVE
                    3:
                                      (AND)
     EDIT
           MOVE
                    4: >OR4
                                      (OR)
DEL
     EDIT
           MOVE
                    5:
                        >XOR5
                                      (XOR)
DEL
     EDIT
           MOVE
                    6:
                        >XOR6
                                      (XOR)
DEL
DEL
                    7:
                        >AND7
                                      (AND)
     EDIT
           MOVE
     EDIT
           MOVE
                    8:
                        >AND8
                                      (AND)
DEL
                    9:
                       >AND9
                                      (AND)
DEL
     EDIT
           MOVE
                   10:
                       >AND10
                                      (AND)
DEL
     EDIT
           MOVE
     EDIT
DEL
           MOVE
                   11:
                        >OR11
                                      (OR)
                        >XOR12
                   12:
                                      (XOR)
DEL
     EDIT
           MOVE
           MOVE
                   13:
                       >AND13
                                      (AND)
DEL
     EDIT
                   14: >AND14
DEL
                                      (AND)
     EDIT
           MOVE
DEL
     EDIT
           MOVE
                   15: >AND15
                                      (AND)
                   16: >AND16
DEL
     EDIT
           MOVE
                                      (AND)
                   17:
                        >OR17
DEL
     EDIT
           MOVE
                                      (OR)
                   18:
                       >XOR18___
                                      (XOR)
DEL
     EDIT
           MOVE
           MOVE
DEL
     EDIT
                   19:
                       >XOR19
                                      (XOR)
                        >AND20____
DEL
     EDIT
           MOVE
                   20:
                                      (AND)
     EDIT
DEL
           MOVE
                   21:
                        >AND21
                                      (AND)
                   22:
     EDIT
                        >AND22
DEL
           MOVE
                                      (AND)
DEL
           MOVE
                   23:
                        >AND23
     EDIT
                                      (AND)
                         >AND24
                                      (AND)
DEL
     EDIT
            MOVE
                   24:
DEL
     EDIT
            MOVE
                   25:
                         >OR25____
                                      (OR)
```

Figure 3.9 Random Logic Functional Specification Menu

An object layout of the CLA block called cus_cla4bit_blk was completed. The system calculated the size of the object as 44.53 X 2.42 mils, resulting in a total area of 107.76 square mils.

Since this was a custom object, the System Functional Simulator was used to test for correct logic. Random values were put on the inputs, the system clocks cycled, and results read from the Functional Simulator menu. An example simulation run extracted from the Functional Simulator is included as Figure 3.10.

```
> /cus_cla4bit_blk is of type genblock/rl with 28 ports
> port 0 I A0 to NC = 1
> port 1 I A1 to NC = 1
> port 2 I BO to NC = 1
> port 3 I A2 to NC = 1
> port 4 I B1
              to NC = 1
> port 5 I A3
             to NC = 1
> port 6 I B2
             to NC = 1
> port 7 I B3 to NC = 1
> port 2 0 C4 to NC = 1
> port 9 0 S0
             to NC = 1
> port 10 0 S1
              to NC = 1
> port 11 0 S2
              to NC = 1
> port 12 0 S3
              to NC = 1
> port 13 I Ci to NC = 1
```

Figure 3.10 4 Bit CLA Simulation

The System Timing Analyser was used for output propagation delays data for all output signals. The results are shown in Table V.

TABLE V
4 BIT CLA OUTPUT PROPAGATION DELAYS

OUTPUT	OUTPUT D	OUTPUT DELAYS (ns)		
	MIN	MAX		
C4	2.8	6.9		
S0	1.4	5.1		
S1	3.8	7.6		
S2	3.8	8.7		
S 3	3.5	9.0		

Maximum propagation delay was 9.0 ns, occurring at the most significant bit output (S3).

4. Results

The results of the comparison are summarized in Table VI.

TABLE VI SIZE AND PERFORMANCE SUMMARY

	MAX PROPAGATION DELAY (ns)	TOTAL AREA (Sq Mils)
GENESIL 4 BIT ADDER	9.5	65.07
CUSTOM 4 BIT CLA ADDER	9.0	107.76

The data indicate that the custom CLA provides a 0.5 ns performance improvement, but is 42.69 square mils larger than the library adder. The performance of the library adder

indicates that the circuit probably has CLA circuitry included in the system adder algorithm.

SIXTEEN BIT ADDER DESIGN D.

1. Introduction

The pipelined 16 bit adder can be used in conjunction with two's complement hardware for special purpose signal processors, in the final stages of a 16 bit multiplier as presented in Chapter IV, or in various other capacities involved with high performance special purpose hardware. This section compares the performance and size of a 16 bit Genesil library adder with a custom 16 bit adder built on the Genesil System. Additional pipelined adder designs and performance data are available in Reference 18.

2. Genesil Library 16 Bit Adder

A library 16 bit adder called lib_16bit_blk was constructed by using the Random Logic Block Specification menu shown in Figure 3.11.

> ADDER Block type: Block index: O >ADDERO__ Name:

Width: >16

		Reg:	ime	
Connector	Width		Timing	
A	16	1	Prop(t)	>A[15:0]
В	16	1	Prop(t)	>B[15:0]
OUT	16	1	Prop(t)	>S[15:0]
CIN	1	1	Prop(t)	>Ci
COUT	1	1	Prop(t)	>Co
FEED	16	1	Feedthru	>FALSE*16

Figure 3.11 Genesil 16 Bit Adder Specification Menu

Input signal names, in bus notation, were specified for the A (A[15:0]) and B (B[15:0]) buses, and Cin. Output signals included sum (s[15:0]), in bus notation, and Co.

A VLSI layout from the system plot feature is included as Figure 3.12.




Figure 3.12 Genesil Layout lib_16bit_blk

The size of the library 16 bit full adder was calculated by the system to be 29.56 X 7.42 mils, resulting in a total area of 219.33 square mils.

Output propagation delays for all signals were calculated by the System Timing Analyser and are presented in Table VII.

TABLE VII
GENESIL 16 BIT ADDER OUTPUT PROPAGATION DELAYS

OUTPUT	OUTPUT DE	ELAYS (ns)
CCIFOI	MIN	MAX
Со	1.9	27.2
S[0]	1.6	5.2
S[10]	2.3	19.8
S[11]	3.1	21.1
S[12]	2.3	22.8
S[13]	3.1	24.0
S[14]	2.3	25.7
s[15]	3.1	27.0
S[1]	3.1	6.3
s[2]	2.3	8.0
s[3]	3.1	9.2
S[4]	2.3	11.0
s[5]	3.1	12.1
s[6]	2.3	13.9
517]	3.1	15.2
s[8]	2.3	16.9
s[9]	3.1	18.1

Maximum propagation delay was 27.2 ns, occurring at the carry-out (Co) signal.

3. Custom 16 Bit Pipelined Adder

A custom 16 bit adder was constructed using Genesil library 4 bit adders for the add logic, and 2-phase library D flip/flops to retain the data between each stage. The library adders were used because the performance and size comparison with a 4 bit CLA previously completed indicated that the differences were insignificant for the purposes of this section. An attempt to build a custom Earle latch, as presented in Reference 12, failed because the system disallowed random logic gate output signals to simultaneously perform as both external output signals and internal feedback signals. This feature is required for memory in both the D flip/flop and Earle latch. This problem was not pursued further because a library D flip/flop setup and hold time was found not to exceed 6.5 ns. This was approximately 3.0 ns less than the 4 bit library adder which was used in cach stage of the adder. The adder logic, therefore, was the dominating delay factor driving the clock speed. Figure 3.13 shows the design, in block diagram form, used to construct the adder on Genesil.

Figure 3.14 shows a VLSI layout of the custom 16 bit pipelined adder module, without input/output pads, constructed for performance and size comparison with the library adder. The module was floorplanned using the list-best command in the floorplan menu. This feature graphically advised the user of the best placement of the 5 stages in the module for optimum

routing and fusion. The adder module was 21.89 X 339.19 mils, resulting in a total area of 7424.87 square mils.




Figure 3.13 16 Bit Pipelined Adder Design



Figure 3.14 List-Best Floorplanned 16 Bit Pipelined Adder

As a size and routing comparison, Figure 3.15 shows the same adder modules stages placed manually. The size of this module was 55.41 X 91.42 mils, resulting in a total area of 5066.50 square mils.




Figure 3.15 Manually Floorplanned 16 Bit Pipelined Adder

Although this design was significantly smaller than the one floorplanned by the system, routing and fusion of the module floorplanned by the system took a significantly shorter time to complete. The system floorplanned module took 10 to 15 minutes to route, while the manually floorplanned module took 1 to 2 hours to complete the routing.

Figure 3.16 shows the pipelined adder with the pads attached. This figure was included to demonstrate the significant increase in chip size experienced with the addition of pads and associated routing. The size of the chip increased to 171.83 X 385.83 mils, resulting in a total area of 66,297.17 square mils.




Figure 3.16 16 Bit Pipelined Adder With Pads

Simulation was performed for logic validation using the Functional Simulator. Various combinations of binary integers were placed on the input signal buses, the system clocks cycled, and test results were observed on the output signal buses. Figure 3.17 shows a sample of a simulation test run extracted from the Functional Simulation output form.

```
> is of type module with 48 ports
> port 1 I TRUE to NC = H
> port 3 I FALSE to NC = L
> port 5 0 a1[15:0] to NC*16 = 1111111111111111
> port 7 I a[15:0] to NC*16 = HHHHHHHHHHHHHHHH
> port 9 0 b1[15:4] to NC*12 = 111111111111
> port 13 0 clo to NC = 1
> port 15 CI phase_a to NC = 1
> port 17 CI phase b to NC = 0
> port 20 0 a2[15:8] to NC*8 = 11111111
> port 21 O a2[3:0] to NC*4 = 1111
> port 23 0 b2[18:8] to NC*8 = 111111111
> port 25 0 c2o to NC = 1
> port 27 O d0[3:0] to NC*4 = 1110
> port 30 0 a3[15:12] to NC*4 = 1111
\Rightarrow port 31 O a3[3:0] to NC*4 = 1111
\Rightarrow port 33 0 b3[15:12] to NC*4 = 1111
> port 35 0 c3o to NC = 1
> pcrt 37 0 d3[7:0] to NC*8 = 111111110
> port 39 O a4[3:0] to NC*4 = 1111
> pcrt 41 O c4 to NC = 1
> port 43 0 d4[11:0] to NC*12 = 1111111111110
\rightarrow port 45 O carry to NC = 1
> port 47 0 sum[15:0] to NC*16 = 1111111111111111
```

Figure 3.17 Simulation Results of 16 Bit Pipelined Adder

Timing analysis was performed to investigate the worst case delay in each stage of the adder. Figure 3.18 through Figure 3.22 list the worst case propagation delays and identifies the worst case signal for each of the five stages

of the pipelined adder. The data indicate that the largest propagation delay was 9.5 ns which occurred in stages 1 through 4. This delay is attributed to the library 4 bit adder used in each of these stages.

	OUT	PUT DELAYS	(ns)	
Output	Ph1(r)	Delay	Ph2(r)	Delay
	Min	Max	Min	Max
a1 [0]	3.5	4.4	3.5	4.4
a1[10]	4.3	4.5		
a1[11]	4.3	4.5		
a1[12]	4.3	4.5		
a1[13]	4.3	4.5		
a1[14]	4.3	4.5		
a1[15]	4.3	4.5		
a1[1]	3.1	6.3	3.1	6.3
a1[2]	2.3	8.0	2.3	8.0
a1[3]	3.1	9.2	3.1	9.2
a1[4]	3.8	4.0		
a1[5]	3.8	4.0		
a1[6]	3.8	4.0		
a1[7]	3.8	4.0		
a1[8]	4.3	4.5		
a1[9]	4.3	4.5		
b1[10]	4.3	4.5		
b1[11]	4.3	4.5		
b1[12]	4.3	4.5		
b1[13]	4.3	4.5		
b1[14]	4.3	4.5		
b1[15]	4.3	4.5		
b1[4]	3.8	4.0		
b1[5]	3.8	4.0		
b1[5]	3.0	4.0		
b1[6]	3.8	4.0		
b1[7]	3.8	4.0		
b1[8]	4.3	4.5		
b1[9]	4.3	4.5		
c10	1.9	9.5	1.9	9.5

Figure 3.18 Stage_1 Output Delays

	OUT	PUT DELAYS	(ns)	
Output	Ph1(r)	Delay	Ph2(r)	Delay
•	Min	Max	Min	Max
		••••		
a2[0]	1.6	5.2	1.6	5.2
a2[10]	4.3	4.5		
a2[11]	4.3	4.5		
a2[11]	4.3	4.5		
a2[12]	4.3	4.5		
a2[13]	4.3	4.5		
a2[14]	4.3	4.5		
a2[15]	4.3	4.5		
a2[1]	3.1	6.3	3.1	6.3
a2[2]	2.3	8.0	2.3	8.0
a2[3]	3.1	9.2	3.1	9.2
a2[8]	4.3	4.5		
a2[9]	4.3	4.5		
b2[10]	4.3	4.5		
b2[11]	4.3	4.5		
b2[12]	4.3	4.5		
b2[13]	4.3	4.5		
b2[14]	4.3	4.5		
b2[15]	4.3	4.5		
b2[8]	4.3	4.5		
b2[9]	4.3	4.5		
c2c	1.9	9.5	1.9	9.5
d0[0]	3.5	3.7		
d0[1]	3.5	3.7		
d0[2]	3.5	3.7		
d0[3]	3.5	3.7		

Figure 3.19 Stage_2 Output Delays

OUTPUT DELAYS (ns) Output Ph1(r) Delay Ph2(r) Delay Min Max Min Max a3[0] 1.6 5.2 1.6 a3[12] 3.8 4.0 a3[13] 3.8 4.0 a3[14] 3.8 4.0 a3[15] 3.8 4.0 ___ a3[1] 3.1 6.3 3.1 6.3 a3[2] 2.3 8.0 2.3 8.0 a3[3] 3.1 9.2 3.1 9.2 b3[12] 3.8 4.0 b3[13] 3.8 4.0 b3[14] 3.8 4.0 b3[15] 3.8 4.0 --c30 1.9 9.5 1.9 d3[0] 3.8 4.0 d3[1] 3.8 4.0 d3[2] 3.8 4.0 d3[3] 3.8 4.0 d3[4] 3.8 4.0 d3[5] 3.8 4.0 d3[6] 3.8 4.0 d3[7] 3.8 4.0

Figure 3.20 Stage_3 Output Delays

	OUTPU	T DELAYS	(ns)	
Output	Ph1(r)	Delay	Ph2(r)	Delay
-	Min	Max	Min	Max
	1.6	5.2	1.6	5.2
	3.1	6.3	3.1	6.3
	2.3	8.0	2.3	8.0
_	3.1	9.2	3.1	9.2
· ·	1.9	9.5	1.9	9.5
	4.0	4.2		
• •	4.0	4.2		
_	4.0	4.2		
	4.0	4.2		
	4.0	4.2		
	4.0	4.2		
	4.0	4.2		
	4.0	4.2		
d4[5]	4.0	4.2		
	4.0	4.2		
d4[7]	4.0	4.2		
d4[8]	4.0	4.2		
d4[9]	4.0	4.2		

Figure 3.21 Stage_4 Output Delays

	OUTPUT	DELAYS	(ns)		
Output		Ph1(r)	Delay	Ph2(r)	Delay
		Min	Max	Min	Max
carry		3.3	3.5		
sum[0]		4.3	4.5		
sum[10]		4.3	4.5		
sum[11]		4.3	4.5		
sum[12]		4.3	4.5		
sum[13]		4.3	4.5		
sum[14]		4.3	4.5		
sum[15]		4.3	4.5		
sum[1]		4.3	4.5		
sum[2]		4.3	4.5		
sum[3]		4.3	4.5		
sum[4]		4.3	4.5		
sum [5]		4.3	4.5		
sum[6]		4.3	4.5		
sum[7]		4.3	4.5		
sum[8]		4.3	4.5		
sum[9]		4.3	4.5		

Figure 3.22 Stage_5 Output Delays

4. Results

The results of the comparison between a standard 16 bit library adder and custom pipelined 16 bit adder are shown in Table VIII. These figures do not include delay associated with interstage flip-flops.

TABLE VIII
SIZE AND PERFORMANCE SUMMARY

	TOTAL AREA (Sq mils)	MAXIMUM PROPAGATION Delay (ns)
GENESIL 16 BIT ADDER	219.33	27.2
CUSTOM 16 BIT PIPELINED ADDER	7424.87	9.5

E. PERFORMANCE SUMMARY

Table IX is a summary of the size and performance results of the adders designed and constructed in this chapter.

TABLE IX
ADDERS SIZE AND PERFORMANCE SUMMARY

	TOTAL AREA (Sq mils)	MAXIMUM PROPAGATION Delay (ns)
GENESIL FULL ADDER	26.15	5.2
CUSTOM FULL ADDER	18.34	5.0
GENESIL 4 BIT ADDER	65.07	9.4
CUSTOM 4 BIT CLA ADDER	107.76	9.0
GENESIL 16 BIT ADDER	219.33	27.2
CUSTOM 16 BIT PIPELINED ADDER	7424.87	9.5

The data indicate that there is no significant performance advantage gained with the custom full and 4 bit adders. The custom 16 bit pipelined adder data clearly illustrate the performance advantage gained by pipelining.

IV. MULTIPLIER CIRCUITS

A. INTRODUCTION.

The binary multiplier is a major component of signal processor filters. Conventional ALU add and shift multiply functions and parallel multiplier circuits are not adequate for the speed requirements of the high speed processor. This chapter presents performance data on 4, 8, and 16 bit unsigned library multipliers, which are compared to a custom 4 and 16 bit pipelined multiplier.

The multiplication add-and-shift algorithm for two n-bit binary numbers are represented by Equation 4.1 [Refs. 11 and 16].

$$\begin{array}{rcl}
 & n-1 & k \\
p & = & \sum 2 & a & \underline{b} \\
k & = 0 & k
\end{array}$$
(4.1)

<u>b</u> represents the n-bit multiplication vector, <u>a</u> represents bits n of the multiplier vector <u>a</u> and <u>p</u> represents the 2n bit product vector. [Ref. 16:p. 11!

This concept is illustrated in Figure 4.1 [Ref. 16:p. 11] for the product of two 8-bit integers. The multiplication of the two 8-bit integers results in eight partial products, generated from the ANDING of the multiplicand (MC) and multiplier (MP) bits, which are then added to form the final product.

```
X7 X6 X5 X4 X3 X2 X1 X0—MULTIPLICAND
Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0—MULTIPLIER

A7 A6 A5 A4 A3 A2 A1 A0—A PARTIAL
B7 B6 B5 B4 B3 B2 B1 B0 PRODUCT

C7 C6 C5 C4 C3 C2 C1 C0

D7 D6 D5 D4 D3 D2 D1 D0

E7 E6 E5 E4 E3 E2 E1 E0

F7 F6 F5 F4 F3 F2 F1 FC

G7 G6 G5 G4 G3 G2 G1 G0

E7 H6 H5 H4 H3 H2 H1 H0

S15S14S13S12S11S10S9 S8 S7 S6 S5 S4 S3 S2 S1 S0—FINAL
PRODUCT
```

Figure 4.1 Two 8-Bit Integer Product

B. 4, 8, AND 16 BIT GENESIL LIBRARY MULTIPLIER

1. Multiplier Block Array Core

The Genesil library multiplier block array core is an array of half and full adders which provides a parallel multiplier scheme for integer and fraction/mantissa portions of floating-point numbers. In depth parallel multiplier theory and schematics are contained in Reference 4:pp. 344-348. The multiplier block array core and operation illustrating the product of 111001 multiplied by 1101 is shown in Figure 4.2 [Ref. 13:p. 4.3]. The block is designed for unsigned integer multiplication and requires external circuitry for signed operations. The least significant (LS) bits are produced directly from the array, but an external adder is required to complete the partial product addition of the most significant (MS) bits. The multiplier and multiplicand widths can be varied from 4 to 32 bits, but the multiplier width cannot exceed the multiplicand width.




Figure 4.2 Multiplier Block Array Core and External Adder

2. 4, 8, and 16 Bit Multiplier Data

Three modules, containing 4, 8, and 16 bit Genesil library multipliers and external adders, were constructed from the Specification Menu. Each was simulated for correct logic and processed by the Timing Analyser for propagation delay data. The results are summarized in Table X.

TABLE X
4, 8, AND 16 BIT OUTPUT PROPAGATION DELAYS

	i	OUTPUT PROPAGATION DELAYS (ns)		
4 27	MIN	MAX		
4 BIT MS_SUM LS_OUT MS_OUT	3.2 3.1 5.3	10.9 10.3 18.8		
8 BIT MS_SUM LS_OUT MS_OUT	4.1 3.2 5.9	24.4 23.4 38.2		
16 BIT MS_SUM LS_OUT MS_OUT	4.6 3.2 6.9	51.0 49.4 77.0		

The MS_SUM data are the propagation delays of the array core only. MS_OUT is the total propagation delay of both the core and external adder.

The addition of D flip/flops between the core and external adder in Figure 4.2 decreased the propagation delay driving the maximum clock speed allowable for the circuit to

that of the MS_SUM output propagation delay. The D F/F inputs were MS_SUM, MS_CARRIES, and LS_OUT. MS_SUM and MS_CARRIES were then clocked into the external adder or next stage of the pipeline. Table XI illustrates the theoretical allowable clock speed of a circuit using the multiplier modules considering each module with and without the D flip/flop insertion. The modules without D flip/flops inserted between the core and external adder, clock speeds were calculated assuming there was a D flip/flop attached to the outputs of the external adder and LS_OUT.

TABLE XI
THEORETICAL CLOCK SPEED OF
4, 8, AND 16 BIT LIBRARY MULTIPLIER

			CLOCK SPEED (MHZ)	
•			WITHOUT D F/F INSERTED	WITH D F/F INSERTED
4	BIT	MULTIPLIER	39.5	57.4
8	BIT	MULTIPLIER	22.3	32.3
16	BIT	MULTIPLIER	11.3	17.3

The data indicate that there was a significant increase of the allowable clock speed of a circuit using the multiplier modules with the addition of the D flip/flop inserted between the core and external adder.

C. 4 BIT PIPELINED MULTIPLIER

1. Introduction

This section presents performance data for a 4 bit pipelined multiplier using the Wallace Tree structure. Figure 4.3 illustrates a 4X4 multiplication in dot form [Ref. 16].

Figure 4.3 4X4 Multiply

After the partial products are formed, the three right columns of partial products are shifted down to form a pyramid or tree, as illustrated in Figure 4.5 [Ref. 16].

Figure 4.4 Wallace Tree Partial Products

Next, 3-input, 2-output full adders are used to compute carry save addition (CSA) for column reduction.

To reduce these columns of height h. CSA is used to reduce three dots of column height to two. These two output dots. which represent the familiar sum and carry outputs of a full adder, are placed in the next level of the tree structure in their appropriate positions. [Ref. 16:p.16]

This concept is illustrated in Figure 4.5 for a 4X4 multiplication.




Figure 4.5 CSA Reduction 4X4 Multiplication

Once reduced to the last level addition, various CLA and pipelined ripple adder designs are available for increased performance.

2. 4 Bit Pipelined Multiplier Design

The 4 bit pipelined multiplier was designed using the Wallace Tree Structure, with D flip/flops inserted for pipelining. A block diagram of the module is shown in Figure 4.6. All partial products were generated simultaneously by the 16 AND gates. Next, the partial products were reduced using the Wallace Tree concept described in section 1. The final level additions were computed by a pipelined Genesil library 2 bit ripple adder and a 3 bit ripple adder.




Figure 4.6 Custom 4 Bit Pipelined Multiplier Block Diagram

The module consisted of 4 blocks called W_1, W_2, W_3, and W_4. The module was attached to a chip, floorplanned, and simulated to test for correct logic. Figure 4.7 depicts the floorplan.

Figure 4.8 shows the 4 Bit Multiplier Chip with pads, clock, ground, and power. Timing analysis was performed by the system Timing Analyser for output propagation delays at each level. The results are presented in Table XII.

TABLE XII
4 BIT PIPELINED MULTIPLIER OUTPUT PROPAGATION DELAYS

BLOCK	OUTPUT PROPAGAT	FION DELAYS (ns)
BHOCK	MIN	MAX
W_1	3.7	6.8
W_2	3.5	4.7
W_3	4.3	6.6
W_4	3.5	7.€

The data indicate that the longest output propagation delay was 7.6 ns, which occurred in block W_4 .




Figure 4.7 4 Bit Pipelined Multiplier Floorplan




Figure 4.8 4 Bit Pipelined Multiplier Chip

D. 16 BIT PIPELINED MULTIPLIER

The purpose of the work reported in this section was to build a strictly high performance 16 bit pipelined multiplier chip which could be rapidly tested and de-bugged. Two designs were considered. They were the Wallace Tree structure and ripple adder design using a pipelined parallel multiplier with all partial products computed prior to array entry.

The Wallace Tree structure was rejected because, while it saved only two levels of logic, the design presented serious de-bugging difficulties. It was found to be extremely difficult to trace and debug signal errors when the column height was 16.

The design used was the pipelined parallel multiplier. The primary advantage of this design was found to be the relative ease of de-bugging the chip. The primary disadvantage was the additional cost in hardware and chip size associated with D flip/flop delays used to align and save intermediate results [Ref. 12:pp. 51-53].

1. 16 Bit Pipelined Multiplier Design

The 16 bit pipelined multiplier was designed using a pipelined parallel multiplier, and pipelined ripple carry adder hardware for summing the final partial products. A design block diagram is shown in Figure 4.9. All partial products were generated simultaneously by the 256 AND gates. This initial partial product generation is also necessary for the Wallace Tree structure. Partial product reduction can be

accomplished by Booth's modified algorithm and read only memories (ROM) [Ref. 19], but neither were pursued in this design. The partial products were then reduced with full adders, aligned, and rippled through the array with D flip/flops.




Figure 4.9 Custom 16 Bit Pipelined Multiplier Block Design

Eleven levels of blocks were used to construct the multiplier. These were then attached to a chip, which also included input/output pads, clock, power, and ground. The chip was then floorplanned, and the floorplan, with pads. is shown in Figure 4.10.

The chip was tested for correct logic using the system simulation feature. Ten to fifteen random 16 bit unsigned integers were inserted on the input signals.

Although the tests run were not all inclusive, the results indicated correct logic for the inputs tested.




Figure 4.10 16 Bit Pipelined Multiplier Floorplan

Timing analysis was performed by the system Timing Analyser for output propagation delays at each level. The results are presented in Table XIII.

TABLE XIII
16 BIT PIPELINED MULTIPLIER OUTPUT PROPAGATION DELAYS

LEVEL	OUTPUT PROPAGATION DELAYS (ns)				
Laval	MIN	MAX			
1	4.7	5.8			
2-8	7.2	10.4			
9	7.9	8.1			
10	7.9	8.1			
1 11	7.9	8.1			

The data indicate that the longest delay in the circuit is 10.4 ns. occurring in each level 2 through 8.

E. PERFORMANCE RESULTS

Table MIV is a summary of the performance results of the multipliers designed and constructed in this chapter.

TABLE XIV
MULTIPLIER PERFORMANCE RESULTS

			MAX DELAY (ns)	NO. OF STAGES	CLOCK RATE (MHZ)
4	BIT	GENESIL (WITH LATCH)	10.9	1	57.4
8	BIT	GENESIL (WITH LATCH)	24.4	1	32.3
16	BIT	GENESIL (WITH LATCH)	51.0	1	17.3
4	BIT	WALLACE (PIPELINED)	7.6	1	70.9
16	BIT	PARALLEL (PIPELINED)	10.4	8	59.1

The data clearly illustrate the performance advantage gained by using the custom pipelined multipliers for high performance tasks.

V. CONCLUSIONS

A. SUMMARY

This thesis has described the applications of silicon compilers, and the design methodology of the Genesil Silicon Compiler. The Genesil Silicon Compiler methodology was demonstrated with the design and verification of custom pipelined adder and multipler circuits.

The Genesil Silicon Compiler system is a rapid and efficient stand-alone tool for algorithm to hardware implementation and verification. Rapid iterative design simulation, and timing analysis is possible because the system requires no user initiated programming.

The Genesil system user's manuals state that it is assumed the user has attended the Genesil Silicon Compiler user school. The manuals are reference manuals, and not tutorials for new users. The new user, however, can rapidly learn the system.

The user should thoroughly pre-plan design and performance specifications because there is not a plot "screen dump" capability on the system. The user must manually track and record all signal and object changes if an updated design plot is desired at the end of a session.

Object compiling and channel routing times for the circuits designed in this thesis were longer than anticipated. In order to expedite object compiling during design iterations

and de-bugging, object sizes (i.e., blocks. modules) should be as small as practicable. The system auto placement and routing features decreased routing times, but were less efficient than manual placement for overall object size.

Complete chips, with all associated hardware, consumed much system memory. During thesis research, chips and objects were stored on tape backups when memory availability became critical. All design and performance specifications can be verified at the block and module levels, which saves memory and routing time.

B. RECOMMENDATIONS

The following recommendations should be considered:

- 1. Research the area of optimum chip test algorithms prior to foundary tapeout. Investigate the full Genesil Compiler System Corporation's capabilities in the test area.
- 2. Purchase a plotter for plot "screen dumps" for rapid intermediate design schematics.
- 3. Transfer the system to the VAX 785 for more memory capability and faster tape storage capabilities.
- 4. Following system transfer to the VAX 785, establish a user custom library for high performance modules including pipelined integer multipliers, floating point multipliers, signed multipliers, and adders.
- 5. Do design, layout, simulation and Timing Analysis without pads for memory and routing time efficiency.

APPENDIX

GENESIL SILICON COMPILER TUTORIAL

A. INTRODUCTION

The purpose of this tutorial is to guide the new user through the mechanics of a Genesil system hierarchical top-down chip design. Designs may be implemented either top-down or bottom up. The tutorial begins with designing two basic blocks, followed by a multiplier module, and summarized with the design of a chip which uses the two blocks as its core.

Prior to beginning the initial session, the user should become familiar with the <u>System Description Users Manual</u>, in particular, Chapters 2 and 3. The next manual of interest is the <u>System Description Application Commands</u> manual, which contains detailed explanations of user invoked commands. The new user should periodically refer to Appendix A (Genesil System Menu Map) of the <u>System Description Application</u>
Commands manual during initial sessions.

1. Design Method

All design and performance specifications should be pre-planned, including a detailed sketch with all signal names. The basic stand-alone object which can be attached to a chip is the block. Blocks may be attached to modules or chips, but not to other blocks. Modules, the intermediate object in the hierarchy, may be attached to other modules and

chips. There are no chip size constraints in the Genesil system, although this is dicated by the selected foundary.

Large designs can, therefore, be implemented with chipsets.

2. Operating System

Genesil runs under the UNIX operating system. The user is referred to the <u>UNIX For Genesil Users</u> manual for detailed UNIX pathnames information. The pathname is the full name of an object in the Genesil system. The user is referred to page 4.8 in the <u>System Description Users Manual</u> for naming conventions details.

B. TUTORBLK_1 BLOCK

This section contains a step-by-step design of a block named tutorblk_1. The block will contain two random logic objects, which are a 4 bit adder (A0), and 5 bit D F/F (DFF1). The pre-planned schematic of the block, including all signal names is shown in Figure A.1.




Figure A.1 Tutorblk_1

Since the system is menu driven, it is important to have a detailed schematic with signal names clearly marked. The same signal name cannot both enter and leave the same object.

All commands may be executed by typing in the command next to the prompt followed by a RETURN, by using the arrow buttons located on the upper right side of the keyboard to scroll through the commands followed by a RETURN, or by using the MOUSE. All following command instructions assume the user is using the MOUSE. The instruction select SOME_THING, means use the mouse to move the cross-hairs to SOME_THING and press the execute button (right hand button) on mouse.

- 1. While in the Executive menu (upper right corner of screen):
- a. Following LOGIN and GENESIL entry, select CONTINUE.
- b. Select SELECT_OBJECT (Figure A.2). This is normally always the initial command in order to attach objects to the user tree.
- c. Select ATTACH (Figure A.3), followed by NEW (Figure A.4) since this block is the intital object.
- d. Select BLOCK (Figure A.5) since this is the object type desired.
- e. Next type in tutorblk_1, at the prompt followed by a <CR>. This is now the name of a new, yet to be defined. block, as indicated by the successful creation statement on the screen.

) START Genesil job "gensettle/settle/tutor_chip on microi) Man Aug 22 21 08 53 1988 Genesil (tm) System Version v7.0 Copyright Silicon Compiler Systems Corporation 1988 Licensed Material -- Program Property of SCS -- All Rights Reserved This software is protected as an unpublished work and the copyright notice does not imply publication. This software contains confidential trace:

secrets of Silicon Compiler Systems Corporation. The reproduction. transfer or use of this software or the supporting documentation is governed by a license agreement with SCS, and the software shall be used.) solely in accordance with such agreement RESTRICTED RIGHTS LEGEND Use, duplication or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause et 252 227-7013 CONTINUE EXIT GENESIL 'NSER' MESSAGES GRAPHICS DVERLAY RECORD UTILITY EXIT_GENESIL SELECT_OBJECT DEFINITION PACHAGE_EDIT

User *gensettle/settle Executive

Figure A.2

```
Executive
User ~gensettle/settle
                                                                       ----- Genesil Version v7.0-----
START Genesil job *gensettle/settle/tutor_chip on microl / Mon Aug 22 21:08:53 1988
                                                                    Genesil (tm) System Version v7.0
                                     Copyright Silicon Compiler Systems Corporation 1988
                Licensed Material -- Program Property of SCS -- All Rights Reserved
) This software is protected as an unpublished work and the congright notice
) does not imply publication. This software contains confidential trade ) secrets of Silicon Compiler Systems Corporation. The reproduction
     transfer or use of this software or the supporting documentation is governed by a license agreement with SCS, and the software shall be used
     solely in accordance with such agreement
                                                                               RESTRICTED RIGHTS LEGEND
                                             Use, duplication or disclosure by the Government
                                                   is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in
                                                   Technical Data and Computer Software clause
                                                                                          at 252 227-7013
   JUN I THE
   .IT_GENESIL
CANCEL
SELECT_OBJECT
ATTACH
NEW
BLDCF
tute=t1+ 1
 ) Successful Creation of "gensettle/settle/tutorblk_1
                                                               PHICS OVERLAY RECORD UTILITY
   INSERT MESSAGES GRAPHICS
 AND THE STATE OF T
                        UP ACCOUNT ATTACH RENAME
BACH
                                             DOWN
                                                                                         PATH
                                                                                                                                        DETACH
                                                                                                                                                                                     DISPLAY
CANCEL
                                             SIDEWAYS
SELECT_OBJECT Option:
```

Figure A.3

```
) START Genesil job "gensettle/settle/tutor_chip on microl ) Mon Aug 22 21: 08: 53 1988
                                Genesil (tm) System Version v7.0
                 Copyright - Bilican Compiler Bystems Corporation 19en
        Licensed Material -- Program Property of SCS -- All Rights Rejerved
) This software is protected as an unpublished work and the copyright notice ) does not imply publication. This software contains confidential trade ) secrets of Silicon Compiler Systems Comporation. The reproduction. ) transfer or use of this software or the supporting documentation is
) governed by a license agreement with SCS, and the software shall be used
) solely in accordance with such agreement.
                                     RESTRICTED RIGHTS LEGEND
                  Use, duplication or disclosure by the Government
                        is subject to restrictions as set forth in
                           subparagraph (c)(1)(11) of the Rights in
                        Technical Data and Computer Software clause at 252 227-7013
CONTINUE
EXIT_GENESIL
CANCEL
SELECT_DBUECT
ATTACH
 INSERT MESSAGES GRAPHICS
                                                        OVERLAY RECORD UTILITY
CANCEL
                                         EXISTING
                                          NEW
Enter ATTACH Option
SELECT_OBJECTSATTACHS
```

Executive

User. *gensettle/settle

Figure A.4

```
START Genesil job *gensettle/settle/tutor_chip on microl
) Mon Aug 22 21 08 53 1988
                               Cenesil (tm) System Version v7.0
                 Copyright Silicon Compiler Systems Corporation 1988
       Licensed Material -- Program Property of SCS -- All Rights Reserved
This software is protected as an unpublished work and the copyright notice does not imply publication. This software contains confidential trade secrets of Silicon Compiler Systems Corporation. The reproduction.

Transfer or use of this software or the supporting documentation is
) governed by a license agreement with SCS, and the software shall be used
) solely in accordance with such agreement
                                    RESTRICTED RIGHTS LEGEND
                    Use, duplication or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in
                       Technical Data and Computer Software clause
                                         at 252 227-7013
CONTINUE
EXIT_GENESIL
CANCEL
SELECT_OBJECT
ATTACH
NEW
 INSERT MESSAGES GRAPHICS
                                                     OVERLAY RECORD UTILITY
CANCEL
               BLOCK
                                         GENERAL_MODULE CHIP
                                                                           CHIF_SET
                                         PARALLEL_DP
RANDOM_LDGIC
______
ATTACH New Object Type : SELECT_OBJECTDATTACHONEHO
```

Erecutive

User ~gensettle/settle

Figure A.5

- f. Select BACK, which returns the user to the main Executive menu.
- g. Now select SELECT_OBJECT, and on the next screen select DOWN. The next screen should indicate a list of sub-objects on the right side of the screen (Figure A.6). Select tutorblk_1 and it will now be attached to the tree.
- h. Now go BACK to the initial Executive menu (Figure A.2).
 - The block now needs to be defined:
- a. Select DEFINITION (Figure A.2). The next screen is the initial Definition menu (Figure A.7) as denoted by the upper right hand corner of the screen. The upper left hand corner indicates the object types and pathnames.
- b. Select HEADER (Figure A.7). The next screen (Figure A.8) is ine Header form. Select RANDOM_LOGIC under Function type. CONFIRM it. then select VTC_CP10B under Fabline.
- c. Next ACCEPT_FORM (Figure A.8) which will return the screen to the Definition menu. Now select SPECIFICATION which moves the screen to the RANDOM LOGIC Functional Specification form (Figure A.9).
- d. Select NEW (Figure A.9), and a random logic library pops up on the right side of the screen. Select APDER and DFF from the logic library.

```
User: ~gensettle/settle
                                                                                     Executive
           ) START Genesil job "gensettle/settle/tutor_chip on microi Mon Aug 22 21 08:53 1988
                                                                             : Sub-objects
                                                                             ICHIP_16X16MULT
                             Genesil (tm) Bystem Version v7 O
                                                                             IMOD_16BITMULT
               Copyright Silicon Compiler Systems Corporation 1:TEST_EGT_UP
:TEST_CHIP
       Licensed Material -- Program Property of SCS -- All Right:TIMING_MOD
                                                                             : WALLACE CHIP
) This software is protected as an unpublished work and the cop:WALLACE_MOD
) does not imply publication. This software contains confident add_il
) secrets of Silicon Compiler Systems Corporation. The reproduladd_il
                                      This software contains confidentleds_11
  transfer or use of this software or the supporting documentatiacc_15 governed by a license agreement with SCS, and the software shiadc_14
  solely in accordance with such agreement
                                                                             : #00 15
                                                                              : # 0 0 0 0
                                  RESTRICTED RIGHTS LEGEND
                                                                              1 # d d e r _ 4 b 1 t
                                                                             : 6566
                   Use, duplication or disclosure by the Governmenible_1 is subject to restrictions as set forth in inland
                        supparagraph (c)(1)(11) of the Rights in
                                                                              | cus_cla4bit_ble
| cus_fulladd_ble
| fast_pipelox16
                      Technical Data and Computer Software clause
                                       et 252 227-7013
                                                                              : John
                                                                              ljonn_chip
:lib_4bit_mult
CONTINUE
TXIT_GENESIL
                                                                              imod_1
imoc_4bitmult_lib
ANCEL
SELECT_DBUECT
ATTACH
                                                                              :mult_4tit_lit
                                                                              itut_med2
NEW
                                                                              |tutorelk_1
BLOCK
                                                                              :tutorial_blk
tutortlk_1
                                                                              :tutorial_chip
  Successful Creation of ~gensettle/settle/tutortlk_1
                                                                              :tutorial_mod
DOMN
 INSERT MESSAGES GRAPHICS
                                                                        RECORD
                                                                                       UTILITY
                                                     ÚVERLAY
CANCEL
Enter ESLE(T DOWN Path Name [string] ISELECT_DBUECT: DOWN>tutorblk_1
```

Figure A.6

```
\label{lock:constraint} \textbf{General\_Block}. ~ \textbf{``gensettle/settle/tutorblk\_1'}.
                                                                                                      Definition
                                  ------Genesil Version v7 0-----
                                   Genesil (tm) System Version v7.0
                   Copyright Silicon Compiler Systems Corporation 1988
        Licensed Material -- Program Property of SCS -- All Rights Reserved
This software is protected as an unpublished work and the copyright notice does not imply publication. This software contains confidential trade secrets of Silicon Compiler Systems Corporation. The reproduction. Transfer or use of this software or the supporting documentation is governed by a license agreement with SCB, and the software shall be used
   solely in accordance with such agreement.
                                          RESTRICTED RIGHTS LEGEND
                       Use, duplication or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(i)(ii) of the Rights in Technical Data and Computer Software clause
                                              at 252 227-7013
CONTINUE
EXIT_GENESIL
CANCEL
SELECT_OBJECT
ATTAC~
 Æ₩
BLOCK
tutorblk, 1
   Successful Creation of *gensettle/settle/tutorbl*_1
DOWN
tutorblk_1
FILE
DEFINITION
 INSERT MESSAGES, GRAPHICS
                                                                                        RECORE UTILITY
                      HEADER
                                                                                                TEXT_SPEC_WRITE
 SEFINITION.
```

Figure A.7

	Block ~gensettle/se	Genesil Ve	7510n	v7. 0						finition
Object T	ype: B∟OCK									
Function	External Label LROM Parallel_Datapath Random_Logic	FCX_BLOCK LPLA MULTIPLIER PLA ROM	ł	FI LR PA RA	D					
Technolo										
Fab line										
	GENTCP12A NGRTGN2GA OPBTGN2OA US2TGN2OA	GEN_CN2OA GES_CP12A NSC_CN12A RIC_CN2OA VTC_CN16A VTI_CN2OA		GEN_ IMP_ NSC_ SSC_ VTC_	CN2 CN2	OA OA				
Last Mod Status	By gensettle ified		Date	Mon Au Mon Au	ığ 2	2 21	09	5÷		
Comp:le COMPILER	parameters	IDARD			N	ONE		E!	STIMATE	
Notes										
	MESSAGES GRAPHICE	FORM		ERLAY			R	ECO		UTILITY
ACCEPT_F CANCEL	MAG									
					-					· - •

Figure A.8

INSERT MESS	AGES GRAPHICS	FÜK=	OVERLAY	PECORD	ידובודי
ATTERT_FORM FIGEDWHOLE CANCEL	CHECK_FORM SAVE TECH_IHEIK	NEW SIGNALE UNUSEI	• • • • • • • • • • • • • • • • • • • •	TExT_9	SPEC

DEFINITION.

Figure A,9

- e. Now select BACK and the screen should be back in the RANDOM LOGIC Functional Specification form (Figure A.10) with the ADDER and DFF included.
- f. Select EDIT, which is adjacent to ADDERO (Figure A.10) and the next screen will be a specification form for the adder (Figure A.11). Details of all random logic specification forms are found in the <u>Genesil Silicon Compiler</u> Library Vol I, Blocks.
- g. Fill in the adder specification form as shown in Figure A.12. Select EXPAND for a line-by-line entry form if desired and select COMPRESS to return.
- h. Select NEXT (Figure A.12), which pulls up a specification menu for the DFF. Fill it out as shown in Figure A.13.
- i. Now select BACK to return to the RANDOM LOGIC Functional Specification form (Figure A.10).
- j. Select SIGNALS (Figure A.10) and the screen shows a signal list of the block. Make the signals correspond to Figure A.14 by selecting I. O and L next to the signal names. This cleans up the circuit because the system assumes the user desires Both normally.
 - k. Now select BACK to return to Figure A.10.
- 1. If desired, VIEW may now be selected for a block diagram, with signals, for inspection. Use BACK to return to the specification form.

DEL EDIT MOVE 0: >ADDERO__ (ADDER)
DEL EDIT MOVE 1: >DFF1___ (DFF)

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

ACCEPT_FORM CHECK_FORM NEW MOVE_GROUP VIEW
FIGEORHOLE SAVE SIGNALS DELETE_GROUP TEXT_SPEC
CANCEL TECH_CHECK UNUSED EDIT_GROUP

: DEFINITION:

Figure A.10

Rendom Logic Block Specification	Random_Lo	gic: ~ge	nsettle/sett	le/tutorblk_	1 R	andom Logic Bl	ock Editor
Block index C Name :ADDERO							
Connector Width : Timing A	Block ind	ex C DADD					
A 4 1 Prop(t) >FALSE4 B 4 1 Prop(t) >NC4 CIN 1 1 Prop(t) >NC COUT 1 1 Prop(t) >NC FEED 4 1 Feedthru >FALSE*		R	egime				
INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILIT	A B OUT CIN COUT	4 4 4 1	1 Prop(t) 1 Prop(t) 1 Prop(t) 1 Prop(t)	>FALSE			
BACK NEXT EXPAND		- -		FORM		FECORD	

I DEFINITION.

Figure A.11

INSERT	MESSAGES	GRAPHICS	FORM	DVERLAY	RECORT	UTILITY
641×	NE	IXT		EXFAN	[

LEFFINITIONS

Figure A.12

Kandom_Log				le/tutorblk_1 Rendom Logic Block Editor -Genesil Version v7.0
				m Logic Block Specification
Block type	DFF			
Block inde				
Name	>DFF	1 <u> </u>		
Width	>_5			
	R	e g	ime	
Connector	Width	:	Timing	
РНХ	1	1	Phase X	>phase_a
PHY	1	1	Phase Y	>phase_b
IN	5	1	Vy(t-1)	>a0cout, a0[3:0]
DUT	5	1	Su(t)	>dff1[4:0]
LOAD	1	1	Vu(t-1)) TRUE

	MESSAGES GRAPHICS		OVERLAY	 UT1_1T\
EACH	PREV	CONVERT	EXPAND	

DEFINITION

Figure A.13

Rans	dom_Log	ic *gene	settle/se	Genesil	1 k_1 Vereion GNALS	Random Logic v7.0	Block Editor
New	signal	type	INPUT	DUTPUT	10	LOCAL	
inp	uts						
DEL	IOBL	>a[3 (נכ				
DEL	ICBL	>613 C	0.3				
DEL	ICDL	>pries (
DEL	IOBL	Sprase					
	puts						
DE_	:OB∟	0.4003	01				
DE_	:38_	. 4000	u t				
DE.	:5BL	:- q € • 1	(4 0)				

INDER" MESSAGES GRAPH	ics Fürm	OVERLAY	RECORD	UT1617.
BAIK	UNUSED	EXPAND	· · · · · · · · · · · · · · · · · · ·	
Enter new sichal namers DBEFir-TION, SIGNAUS:	[stming]			

Figure A.14

- m. Now select ACCEPT_FORM, and after the system writes the text file and validates the form, the screen should be back to the Executive menu (Figure A.15).
 - 3. The block will now be compiled:
- a. From Figure A.15 select COMPILE. The next screen gives the user various compile options including simulation. timing analysis, and layout. Since all will be used later, select BUILD ALL (Figure A.16).
- b. At completion of compile, the screen will again return to the Executive menu (Figure A.17).
- 4. The block will now be simulated. Detailed simulation information can be found in the Simulation Users Guide:
 - a. Select SIMULATION (Figure A.17).
- b. Select GFL then SIMULATE on the Simulation Environment form (Figure A.18). Notice the system is now in the Functional Simulator (upper right hand corner of screen).
 - c. Select BIND (Figure A.19) to input signal values
- d. Select MULTIPLE_SIGS (Figure A.20) since there are several signals to input.
- e. Type in a[0] etc., and the value (0 or 1) as prompted. Use the values shown in Figure A.20 as initial examples.
- f. When all desired signal values have been entered. select BACK (Figure A.20).
- g. Now select CYCLE and 2 (Figure A.21) to cycle the system clocks twice.

```
BACK
SIGNALS
OUTPUT_SIGNAL &_L1 O, L
OUTPUT_SIGNAL &_L1 I, L
CONFIRM
BACH
ACCEPT_FORM

Test file is written

This object is producible in all current technologies

Form is valid
BACK
SELECT_OBUECT
SIDEWAYS
CANCEL
UP
ATTACH
NEW
SLOCK
tutort1+_2
  Successful Cheatson of Agensettle/settle/tutorblk_Z
DOWN.
 tuto*61+_2
BACK
SELECT DEJECT
SIDEWAYS
BACK.
INSERT MESSAGES GRAPHICS OVEFLAY RECORD UTILITY

EXIT_GENESIL SELECT_OBJECT DEFINITION COMPILE TOOLING PACKAGE_EDIT SIMULATION PLOT TIMING TRANSLATE
 INSERT MESSAGES GRAPHICS
```

Figure A,15

```
Random_Logic ^gensettle/settle/tutorblk_1
                                                                                              Compile
 4_L1 3, SIGNAL "dff1[4:0]"
$_L1 3. SIGNAL "dff1[4]"
    Created signal "dff1[3]"
) Created signal "dff1[3]"
) Created signal "dff1[2]"
) Created signal "dff1[1]"
) Created signal "dff1[0]"
$_L1 o. SIGNAL "TRUE"
 SIGNALS
DUTPUT_SIGNAL $_L1 0, L
DUTPUT_SIGNAL $_L1 1; L
CONFIRM
 ACCEPT_FORM
 > Text file is written
 ) This object is producible in all current technologies
 Form is valid
 SELECT_SBUEST
SIDEWAYS
UF
ATTACH
 NEW
 BLOCK
 tutort:: _ Z
 Successful Greation of Agensettle/settle/tutorblk_2
  OWN
 tutort1._=
SACH
SELECT_CBUEST
SIDEWAYS
 tuto-bir_1
 BACK
 COMFILE
  INSERT MESSAGES GRAPHICS
 CANSEL SIM_MODEL TA_MODEL LAYOUT CHECK_MODE_ON BUILD_ALL LOAD_MODEL AUTO_DEF_SPEC
```

Figure A.16

LICOMFILE

```
Esecutive
  done converting CMOS logic gate
) INFO *adding extra logic for mux node 1
) INFO *adding extra logic for mux node 10
) INFO medding extra logic for mux node 13
  INFO
         *adding extra logic for mux node 17 *adding extra logic for mux node 20
) INFO
  INFO *adding extra logic for mux node 21
INFO *adding extra logic for mux node 30
> INFO wadding extra logic for mux hode 30 |
> INFO wadding extra logic for mux hode 40 |
> INFO wadding extra logic for mux hode 40 |
> INFO CLOCK PAIR
pha phase_a, phb phase_b

+E_total = 0 15.E_cap=0 12.E_imax=0 03 nJ
  +F_dc = 0 00 mW

+P_ac = 1 50 mW &5 5v_OdegC@10MHz(1 17 mW + 0 33 mW)
/ *P_ac = 1 50 mW @5 5v_OdegC@10MHz(1 17 mW + 0 33 mW)
) *Total power dissipation= 1 50 mW @5 5v_OdegC@10MHz
) Done with command COMPILE GATE SWITCH LVL MODEL ----in Block
/ Times real=15s cpu=7 6s (u=5 2s. s=2 4s) (c=7 2s)
/ Erecuting command COMPILE LOAD_MODEL ------in Block
                                                                                      /tutorbla_1
                        'phase_a' is 0 0o pf
'phase_b' is 0 34 pf
Capacitance for 'phase_a' is 0 (
Capacitance for 'phase_b' is 0 (
DI Feak AC current to VSS 12844 uA
  Mey Farameters 212 transistors. Dissipation 1.5 milliWatts@5v@10Mh;
  key Farameters (set 124) Modified
  1, loading model for type RL
Times real=3is, cou=1is (u=a 8s, s=4 4s) (c=10s)
/ Done with command BUILD_ALL
 INSERT MESSAGES GRAPHICS
                                                       OVERLAY RECORD UTILITY
Exit_GENESIL SELECT_DBUECT DEFINITION COMPILE FACKAGE_EDIT SIMULATION
                                                                                   TOOLING
                                                             SIMULATION
                                                              TIMING
                                                                                   TRANSLATE
```

Figure A.17

		Genesil Ver	510N V7.0	Functional	
	9	Simulation En	vitonment		
Setup Files	Comme				
Screen Definition	Files Comme	ent			
Test Vector Files	Comme	ent		~===	
(help genie/ <topi: (help sim/\topic> (help sim/setup) -</topi: 	- help on	simulator	help genie/hel	P	
Some simulator (pi inst) ~ print (pn net) ~ print ((c) count) ~ cloc	instance(b) net, shows (count time	connections Ps	shows connects	on &	
(s) count) — step (snt net) ~ gets (sn net, ~ gets (whodrives net) —	value of net value of net	t as binary s t as hex stri	ng		
sn and snb no long see the help in	ger using b	inding streng	ths		
			SUEDI AV		
		GFU	ÛVERLAY		OIILI

Figure A.18

```
Random_Logic ~gensettle/settle/tutorblk_1
                                                                 Functional Simulator
                ) INFO CLOCK PAIR
) pha phase_a, phb phase_b
) +E_total = 0 15,E_cap=0.12,E_imax=0.03 nJ
  *P_dc = 0 00 mW
) +P_ac = 1 50 mW &5.5v_OdegC&10MHz(1.17 mW + 0 33 mW)
 Total power dissipation= 1.50 mH &5.5v_OdegCelOHHz

Done with command COMPILE GATE SHITCH LVL MODEL ----in Block
                                                                        /tutorbla_1
 /tutorblk_1
/ Capacitance for 'phase_a' is 0.06 pf.

> Capacitance for 'phase_b' is 0.34 pf.

> I Feal AC current to VSS 12844 uA

> key Parameters 212 transistors, Dissipation: 1.5 milliHatts#5V@2OM62

> key Parameters (set 124) Modified
  Done with command COMPILE LOAD_MODEL ------ Block (tutorbla_1
loading model for type RL
) Generating model for /mrt/gen/gensettle/settle/tutorblk_1 type RL
) Done with command MARK/SIMULATOR DLOCK MODEL-----in Block /t
) Times real=3is. cpu=1is (u=6 8s/ s=4 4s) (c=10s)
) Done with command BUILD_ALL
                                                                        /tutorbla :
SIMULATION
GFL
   Selecting Functional Model
IMULATE
) Checking file currency
) Internal Object Hierarchy Initialized
) Completing Data Gathering Fhase
/ All files are up to date
   Done with currency check
   Linking sim model
) phasea= phase_a _phaseb= phase_b
 INSERT MESSAGES GRAPHICS
                                  OVERLAY RECORD UTILITY
          QUEFY HIER_LEVEL ENVIRONMENT NEWSCHEENS
CYCLE RUN_VECTORS SCROLL FILE_SCREEN
STEF UNBIND FORMAT_SCREEN
PROFAGATE VERIFY_VALUE
BACK
RIND
ASSEF -
                                                                       FORMAT_SCREEN
```

Command PSIMULATION:

Figure A.19

```
Functional Simulator
 ) loading model for type RL
) Generating model for /mnt/gen/gensettle/settle/tutorblk_1 type RL
) Done with command MARK SIMULATOR BLOCK MODEL-----in Block /tutorblk_1
) Times real=3is. cpu=iis (u=6.8s, s=4.4s) (c=10s)
) Done with command BUILD_ALL.
SIMULATION
  ĢFL
  ) Selecting Functional Model
  SIMULATE

    Checking file currency
    Internal Object Migrarchy Initialized....
    Completing Data Gathering Phase ....
  / All files are up to date
) Done with currency check
  ) Linking sim model
) phasea= phase_a phaseb= phase_b
. BINE
 MULTIPLE_SIGS
  a[0]
 O
 a[1]
  a:33
   [03
  b[:]
  6[2]
  6[3]
  INSERT MESSAGES GRAPHICS OVERLAY RECORD UTILITY
 BACH MULTIPLE_SIGS CHOOSE_SIGS
                                               MOVE_DOWN
 THE TO BIND I SIMULATION.
```

Pigure A.20

```
) Times real=31s, cpu=11s (u=6 8s, s=4 4s) (c=10s)
> Done with command BUILD_ALL
SIMULATION
GF...
) Selecting Functional Model
SIMULATE
) Checking file currency
) Internal Object Hierarchy Initialized...
) Completing Data Gathering Phase ....
) All files are up to date
) Done with currency check
) Linking sim model
/ phesen= phase_e phaseb= phase_b
EIND
MULTIPLE_SIGS
a:01
a[13
a(2)
a[33
b[33
51:3
c:E:
P[3]
BACK
SYCLE
INSERT MESSAGES GRAPHICS OVERLAY RECORD UTILITY
EACH OVERV MIEF_LEVEL ENVIRONMENT NEWSCREENS
EINE COLE RUN_VECTORS SCROLL PICH_SCREEN
ASSERT SITE UNBIND FORMAT_SCREEN
PROPAGATE VERIEV VALUE
EACU
                                     VERIFY_VALUE
                  PRUPAGATE
Sommand
|SIMULATION(pi
```

Figure A.21

- h. Type in pi and depress RETURN (Figure A.21).
- i. Now the screen should look like Figure A.22. which has simulated the block for proper logic. Other values may be inserted by using the previous steps beginning with c.
- j. Now select BACK, then EXIT_SIM, with a CONFIRM to
 return to the Executive menu (Figure A.17)
- 5. Timing analysis will now be performed on the block.

 The <u>Timing Analysis Users Guide</u> contains detailed information concerning timing data and commands:
 - a. Select TIMING (Figure A.17).
- h. The system should be in the Timing Analyser function as shown in Figure A.23.
- c. Select CLOCKS, and all object clock information is as shown in Figure A.24.
 - d. Select BACK (Figure A.24).
- e. Select PATH_DELAY (Figure A.23). The screen new shows a list of all user generated nodes or signals (Figure A.25). By selecting source and destination signals from the list, the system calculates logic propagation delays between the selected nodes (Figure A.26). This is where the detailed schematic may be useful.
- f. Select BACK (Figure A.26) to get to Figure A.23, then BACK to exit timing, followed by CONFIRM.

```
Random_Logic ~gensettle/settle/tutorblk_1
                                                                   Functional Simulator
                    -----Genesil Version v7 O-----
  loading model for type RL
  ) Done with currency check
  ) Linking sim model
  ) phasea="phase_a phaseb= phase_b
  BIND
  MULTIFLE_51GS
  .E01
  G
  a[1]
  ē[23
  a(3)
. :[0]
  e : 1 3
  t(2)
  p(3)
  BACH
  p:
    totorble_1 is of type gent:ock/rl with 10 ports
    tort o Cl phase_a to NC = 1
    port 1 Cl phase_b to NC = 0
    port 2 C dff1(4 O) to NC+5 = 10111
    rort 2 I all (1 to NC+4 = 1010
    rort 4 I bl3 Ol to NC+4 = 101
  INSERT MESSAGES GRAPHICS OVERLAY RECORD UTILITY
  BACK O'ER HIER_LEVEL ENVIRONMENT NEWSUREENS
BIN! CYCLE RUN_VECTORS SCROLL PICK_SCREEN
ABSERT STEF UNBING FORMAT_SCREEN
PROFAGATE VERIFY_VALUE
  Command
SimbleTIDN
```

Figure A.22

Random_Logic: ^	0	Timing Analyzer					
Object Type Bi Technology C1	DCK		Fab Line:	ORT Type: Rando VTC_CP10B	om_Logic B		
Setup Files index file_name 0 >	com				include	•	
		TYPICAL					
Operating Cond:	itions perature -	S		ge			
Current Clock 1 Phase 1	Definition		Phase 2				
VALUE TO MESSAGE	PEC COADULES						
INSER MESSA	SEE GRAPHICS		OVERI		RECORD		
BAC+	CLEAR_SETUPS READ_SETUPS	SETUF_		PATH_DELAY			

Figure A.23

CTIMING:

Random_Logic ~genset		enesil Versi	n v7 0	~		
CLOCK REPORT MODE						
Fabline VTC_CP10B Junction Temperatur: Phase 1 phase_a Included setup files	e:75 degre de≠ault	e C Volt Phas setup file	ner TYPICAL Lage 5 00v Le 2 phase_	, b		
	CL	OCK TIMES (m:	namum)			
Phase 1 High:	n s	Phase	2 High	10 5	n s	
Cycle (from Ph1)				21	5 n4	
Minimum Cycle Time	21 5 r				2: 7	
	ČL	OCK WORST CAS	E PATHS			
Minimum Phase 2 high	time is	10 9 hs se	et by			
Node		Cumulative	Delay	Transit	100	
(internal)				T150		
a Ocout		9 5		€ ± 11		
•[0]		o o		fall		
Minimum cycle time (4	rom Ph1 - i	105	is set by			
Nod +		Cumulative	Fieldy	Transit	100	
(internal)		10 0		T15#		
a0tout		9 5		fa11		
● [0]		ŭŌ		++11		
Minimum cycle time (f	rom PhZ 1	5 21 5	is set by			
** Circk delay 1 2 Node	ns (11 0-1	Cumulative	nating disab P Delay	led Transit	100	
INSERT MESSAGES GR						
BACH PHASE	2_н1Сн	CYCLE_PH1 CYCLE_PH2	Dumin LA	TOM THRE	5H0LI	

DTIMING CLOUKS.

Figure A.24

Random_L	ogic ~ger	settle/sett	le/tuto	rblk	_1	^		Timing Analyzer		
	AY MODE							: NODE_		
Junct: Phase Include	1. phase_a	iture:75 deg les:defaul	ree C	Corner TYPICAL Voltage:5.00v Phase 2: phase_b op file						
Source		Pestination			AV (ns) Delay Mex		Delay Mar	a[0] fa[1] fa[2] fa[2] fa[2] fa[2] fa[2] fa[2] fa[4] f		
		GRAPHICE			ÜVER				UTILITY	
BACK	P,	ATH_DELETE_1				· 			· 	
Enter (s Timing)	tring] FATH_DELA	Y>	Fi aua							

Figure A.25

Random_Logic ~ge	nsettle/sett						
PATH DELAY MODE Fabling VTC_CP10 Junction Temper Phase 1 phase Included setup f	B ature.75 deg a iles defaul	ree C	Corner Voltage Phase 2	TYPICA 5 00v	 L _b	: NODE_ :a0[0] :a0[1] :a0[2] :a0[3]	NAME
5ource at03 at13 at23 at33	Destination a0103 a0113 a0123 a0133	PATH P M 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	DELAY (ns) hi Delay in Max .8 4 2 .8 5 0 .8 5 1	Ph 2 M 10 3 8 3 9 9	Deley Max 4 2 PA 5 0 PA 5 1 PA 5 1 PA	iation	
INSERT MESSAGES			ÛvE	RLAY	RE	CORD	UT1L1TY
Enter Satrinol LTIMING PATH_DE_A	###_DECETE_1	Figure					·

6. Now to exit Genesil:

- a. Select EXIT_GENESIL (Figure A.15).
- b. Select CONFIRM.
- c. Select appopriate log command. The block is stored in the user's account regardless of which log command is selected. It is best to not save the log in the interest of memory, unless a future printout is desired.

C. TUTORBLK_2 BLOCK

This section is a user exercise to build a block named tutorblk_2 by following the steps illustrated in section B. This block is necessary for the completion of the chip in section E.

The block will contain six random logic objects, consisting of 5 inverters (i0-i4) and a 5 bit D F/F (DFF5). The pre-planned schematic of the block, including all necessary signal names is shown in Figure A.27.

tutorblk.2




Figure A.27 Tutorblk_2

To ensure that the block functions properly and will connect properly to the chip, make the specification menus match Figure A.28 through A.32. Then compile, simulate, and perform timing analysis as in section B.

INSERT MESS	AGES GRAPHICS	FORM	DVERLAY	RECORD	UTILITY
ACCEFT_FORM PIGEONHOLE CANCEL	CHECK_FORM SAVE TECH_CHECK	NEW SIGNALS UNUSED	MOVE_GROUP DELETE_GROUP EDIT_GROUP	VIEW TEXT_SPC	c
					

:DEFINITION>

Figure A.28

			-Genesil Ver	2 R		
		Rando	m Logic Bloc	k Specification		
Block type Block inde Name Drive Stre	ex 0 ∋inv	ERTO_				
Connector IN Dut	R Width 1 1	egime ! Timing 1 Prop(t) 1 Prop(t)	>df#1[0] >i0			
	٠					
	- 					
INSERT I	MESS4GE5	GRAPHICS	FORM	OVERLAY	PECORD	UTILITY
BACH		NEXT		EYPAND		
_						

Figure A.29

DEFINITION'

| Block type: DFF | Block index: 5 | Shame | S

INSERT MESSAGES GRAPHICE FORM OVERLAY RECORD UTILITY

GACH PREV CONVERT EXPAND

DEFINITIONS

Figure A.30

BACK PREV	CONVERT	COMPRESS	

I DEFINITION:

Figure A.31

				SI	CNALS	Rani ∨7. 0	
New	signal	type	INPUT	DUTPUT	10	LOCAL	
Inpu	ots						
DEL	ICBL	>dff1	[4]				
DEL	IOBL	>dff1	[3]				
DEL	IOBL	>dff1	[2]				
DEL	IOBL	>dff1	[1]				
DEL	IOBL	>dff1	[0]				
DEL	IOBL						
DEL	IDƏL	⊃phas	•======				
	puts						
DEL	1085	ンdff5	[4]				
DEL	IUBL	20445	F 2 3				
DEL	IOBL	2 4 ++5	: 2 J				
DEL	IOBL	>df#5	[1]				
DEL	IOBL	>dff5	[0]				
Loca							
DEL	IOBL	>10					
DEL	IOBL	211_					
DEL	IOBL	シ1至					
DEL	IORF	ت ۱ -					
DEL	IGBL	>:4					
IN	BERT MI	 Essajes				ÆRLAY	UTILIT
						COMPRESS	

Enter new tignal name si [string] [DEFINITION[SIGNALS]

Figure A.32 • .

D. MULT_MOD MODULE

This section illustrates the design of a 4 bit multiplier module. The detailed schematic is shown in Figure A.33.




Figure A.33 Mult_Mod Module

Library_mult is a Genesil system library parallel multiplier block. The external adder is necessary to complete the multiplication. Detailed information concerning the multiplier block is contained in the Genesil Silicon Compiler
Library Volume I, Blocks.

- 1. The user should proceed as in the previous sections up through ATTACH NEW (Figure A.5):
 - a. Now select GENERAL_MODULE (Figure A.5).

- b. Go BACK, name the module Mult_Mod, by typing it in next to the prompt, and attach it to the tree as in the previous sections.
 - c. Select DEFINITION from the Executive menu.
- d. Select HEADER (Figure A.34), then VTC_CP10B for Fab line, and ACCEPT_FORM.
- e. Now select SPECIFICATION to pull up the Module specification menu. No objects are on the menu yet.
- f. Select ATTACH_NEW, then RANDOM_LOGIC. The user will now be prompted for a name. Name the first random logic object adder_3bit.
 - q. Repeat for dff_8bit.
- h. Now select ATTACH_NEW, then select BLOCK, and name it library_mult when prompted. When complete, the screen should look like Figure A.35.
- i. Each sub_object (adder_3bit, dff_8bit, and library mult' must now be defined.
- f. Starting with adder_3bit, select DEFINE (Figure A.35). Then select HEADER and specify RANDOM_LOGIC for object type on the Header form. Fab line can be specified, but will be automatically taken care of at the module level. Select ACCEPT_FORM.
- k. Next select SPECIFICATION which pulls up a RANDOM LOGIC Functional Specification Menu. Select NEW, then ADDER from the menu provided.

Madule Type		Genesil V				
Technology: Feb line:	CMOS-1					
	MI_CT20A	GEN_CN2OA	CE	EN_CN3OA		
	BEN_CP12A	GES_CP12A		1P_CP2OA		
	NCR_CN2OA	NSC_CN12A		C CN2OA		
	ORB_CN2OA	RIC_CN2OA	\$9	SC_CN2OA		
+	JS2_CN2OA	VTC_CN16A	V1	rc_cpios		
,	VTC_CP12A	VTI_CN20A		-		
Created By	gensettle		Date Mon	Aug 22 15 4	0 26 1986	
Last Modif: Status	red		Date: Mon	Aug 22 17 3	15 45 1988	
Placed		Yes	Routed:		No	
Compile per COMPILER T	rameters: YPE	STANDARD (multiplier)		NONE	ESTIMATE	
Flatten	_	(OFF, ON)			CLOCK. BUS. A	LL)
>wı >D	ll_contain_a	ral_module_which_ _library_4_bit_mu	ltiplier:			
INSEFT M	ESSAGES GRA	PHICS FORM	OVERLA	4Y 	RECORD	UTILIT
AICEPT_FORM	7					

Figure A.34

ATTACH_NEW		TTACH_EXISTING		
•				
INSERT MESSAGES GRAPH	ICS FORM	OVERLAY	RECORD	UTILITY
ACCEPT_FORM HEADER	ATTACH	NET_NETL GGJECT N	IST	

DEFINE DETACH DEFINE DETACH DEFINE DETACH

Definition

IDEFINITIONS

Figure A.35

- Go BACK to the Specification menu and it should look like Figure A.36.
- m. Now select EDIT, and fill out the Random Logic Block Specification menu as shown in Figure A.37. Select EXPAND and the menu should look like Figure A.38.
- n. Starting at step j, follow the same procedures with dff_8bit. The RANDOM LOGIC Functional Specification form (Figure A.39) and Random Logic Block Specification form (Figure A.40) should be filled out as shown.
- o. Proceed the same way for library_mult. but remember to select multiplier on the Header form.
- p. Fill out the MULTIPLIER SPECIFICATION menu as shown in Figure A.41.
- q. Select ACCEPT_FORM (Figure A.41), then BACK to the Module Specification Form (Figure A.35).
 - 2. The module must now be netlisted:
 - a. Select OBJECT_NETLIST (Figure A.35).
- b. Type in adder_3bit (Figure A.42) next to Object Name. Another way to do this is to mouse Object Name, depress Return, and a list of sub-Objects is pulled up on the right side of the screen for selection.
- c. Proceed through the Net Name list, and select E.

 next to attributes, for external for all signals. This is

 necessary to make the module function correctly!
- d. Select Object Name, and type in dff_8bit (Figure A.43). Do the same as in c above.

DEL EDIT MOVE 0. SADDERO___ (ADDER)

INSERT MESS	AGES GRAPHICS	FORM	ÜVERLAY	RECORD	UTILITY
ACCEPT_FORM FIGEONMULE CANIEL	CHECK_FORM SAVE TECH_CHECK	NEW SIGNALS UNUSED	DELETE_GROUP EDIT_GROUP	VIEW TEXT_S	PEC

: DEFINITION DEFINED

Figure A.36

INSERT	MESSACES	GRAPHICS	 OVERLAY	RECORD	UTILITY
BACY					

DEFINITION: DEFINED

Figure A.37

	F	egime		
Connector	Width	Timing		
A	3	1 Prop(t)	[2]	>MS_SUM[2]
			[13	>MS_SUM (1)
			[0]	SMS_SUM[0]
Б	3	1 Prop(t)	(2)	>MS CARRIES[2]
		•	[1]	>MS CARRIES[1]
			(0)	>MS CARRIESCO
DUT	3	1 Prop(t)	[2]	>\$6
			[1]	> 5 5
			101	>54
CIN	1	1 Prop(t)	101	>FALSE
COUT	1	1 Frop(t)	[0]	267
FEED	ŝ	1 Feedthru	[2]	FALSE
			[13	SFALSE
	•		1 03	DEALSE

INSEFT	MESSAGES	GRAPHICS	FOPM	OVERLAY	RECORD	UTILITY
BACK			COMPRESS			

DEFINITION DEFINED

Figure A.38

DEL EDIT MOVE O >DFFO____ (DFF)

INSERT MESSA	GES GRAPHICS	FORM	OVERLAY	RECORD	U"ILITY
ACCEPT_FORM FIGEOWHOLE CANCEL	CHECK_FORM SAVE TECH_CHECK	NEH S1GNALS UNUSED	DELETE_GROUP EDIT_GROUP	VIEW TEXT_SPEC	

: DEFINITION: DEFINE:

Figure A.39

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

BACK CONVERT EXPAND

DEFINITION DEFINE:

Figure A.40

MC Width MP Width Input Latch Output Latch:	>4 >4 NO 1		
ы,	dth Timir	ng	
Multiplier MP_IN	<4>>	1 pr	>a(3:0)
Multiplicand MC_IN	<41:	1 PT	>b(3.0)
LSP LS_OUT STICKY ZERG	(4) (2) Scaler	G PT	>LS_DUT[3 0] >STICKY >ZERD
MEL ME_SUM ME_CARRIEE	(3. ⟨3ː	0 PT	SMS_SUM(2 0) SMS_CARRIES(2 0)

	GES GRAPHICS		OVERLAY	RECORD	UTILITY
ACCEPT_FORM FIGEDNMCLE CANCEL	CHECK_FORM SAVE	TEXT_SPEC		V1EW	

Enter Command
DEFINITIONDEFINED

Figure A.41

Module ~gensettle	Definition			
Object Name.>adder Pisplay: NONE CHE	_3614CK_RESULTS LENGTH CONNECTOR_NAME ATT	FIRST PREV SIG_TYPE PRIORITY FRIBUTE INTERNAL_E	NEXT XTERNAL	LAST
DEFAULT/USER/BOTH MS_CARRIES(2 0) MS_SUM(2 0) \$4 \$5 \$6 \$7	Name	1-E 2: 03	Attribute NA NA NA NA NA	EDIT EDIT EDIT EDIT EDIT EDIT
INSER" MESSAGES	GRAPHICS FORM	OVERLAY	RECOR:	D UTILITY
ACCEPT_FORM CH FIGEONHOLE VI CANCEL	ECH_SPE(NET_NE	ETLIST SPECIFIC	ATION WR	ITE_SPEC AD_SPEC

Figure A.42

Enter [string]
DDEFINITIONNOBJECT_NETLISTS

module: ~gensettle/sett		Definition
Object Name >dff_8bit Pisplay NONE CHECK_RE Sort by NET_NAME CONN	FIRST SULTS LENGTH SIG_TY	YPE PRIORITY
DEFAULT/USER/BOTH Name	Net Name	I-E Attribute
LS DUT[3 0]	>LS_OUT[3.0]	I E NA EDIT
PO	>P0	I E NO_READ EDIT
P1	>P1	I E ND_READ EDIT
PZ	>P2	I E NO_READ EDIT
P3	>P3	1 E NO_READ EDIT
P4	>P4	I E NO READ EDIT
P5	>P5	I E NO READ EDIT
Pc	>P6	I E NO READ EDIT
P7	>P7	I E NO READ EDIT
phase a	Sphese A	I E NO DRIVER EDIT
prase b	>phase_b	I E NO DRIVER EDIT
34	>64	1 E NA EDIT
55	>s5	I E NA EDIT
50	>\$6	I E NA EDIT
5 7	>\$7	I E NA EDIT

INSERT MESSA	GES GRAPHICS	FORM	DVERLAY R	ECORE UTILITY
ACCEPY_FORM PIGEOWHOLE CANCE:	CHECK_SPEC VIEW_DRC_NET	NEI_NETLIST	SPECIFICATION	WRITE_SPEC READ_SPEC SAVE

Fith: [etring]
.DEFINITIONDOBJECT_NETLIST>

Figure A.43

- e. Select Object Name, and type in library_mult (Figure A.44). Do the same as in c above.
- f. Now select SPECIFICATION (Figure A.44) to check the netlist. The system will state if valid or advise of errors which are listed by using VIEW_DRC_NETLIST.
- 3. The module must now be floorplanned. Simulation and timing analysis cannot be performed on a module prior to netlisting and floorplanning.
- a. After netlist validation, the screen should show a module Definition menu. If not, go BACK or ACCEPT_FORM to return to the Definition menu. Select FLOOR_PLAN.
- b. Figure A.45 should now be on the screen. Select PLACEMENT (Figure A.45).
- c. Next select each unplaced block (Figure A.46) until all are placed. Blocks may be moved by hooking the object with the MOUSE. The rest of the commands are explained in detail in Chapter 6 of the System Description Applications Commands manual.
 - d. Next go BACK (Figure A.46) to Figure A.45.
 - e. Select PINOUT (Figure A.45).
 - f. Now select AUTO PINOUT (Figure A.47).
 - g. Go BACK (Figure A.47) to Figure A.45.
 - h. Select FUSION (Figure A.45).
 - i. Select AUTO_FUSE (Figure A.48).
 - j. Now go BACK (Figure A.48) to A.45.

```
Module: *gensettle/settle/tutorial_mod
                           Definition
I-E Attribute
I E NA
I E NO_DRIVER
DEFAULT/USER/BOTH Name
             Net Name
MC_IN(3:0)
MP_IN(3:0)
MS_CARRIES(2:0)
MS_SUM(2:0)
             >FE3:03
                                     EDIT
             EDIT
                                     EDIT
STICKY[1.0]
                                     EDIT
ZERO
             >ZERO_
```

```
INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

ACCEPT_FORM CHECK_SPEC NET_NETLIST SPECIFICATION WRITE_SPEC
PIGEDYHOLE VIEW_DRC_NETLIST READ_SPEC
SAVE
```

Enter [string]
DDEFINITION:OBJECT_NETLIST:

Figure A.44

```
Module. ~gensettle/settle/tutorial_mod
                                                                                      Floorplan
      -----Qenesil Version v7.0------
  CANCEL
  CONFIRM
  JACK
  $_NULL. $_L1 1; DEFINE "DEFINE"
SPECIFICATION
  ) Specification is read
  BLOCK &_L1 O. EDIT
  EXPAND
  BACK
  CANCEL
  CONFIRM
  BACK
  S_NULL. $_L1 2. DEFINE "DEFINE"
SPECIFICATION
CANCEL
  CONFIRM
  BACK
. OBJECT_NETLIST
 ) netlist version 1 0
NEXT_NAME NEXT
) dff_Boit
NEXT_NAME NEXT
  ) library_mult
  CANCEL
  CONFIRM
DEFINITION
FLOORPLAN
  Checking file currency

Internal Object Hierarchy Initialized

Completing Data Gathering Phase

All input files are up to date
  ) ##idx=2 ftotalplblk=3
  ) ##chnlidx=2
  ) Read spec is done
  ) **loga=0
  INSERT MESSAGES GRAPHICS
                                                  OVERLAY PECOFD UTILITY
  DOME
                  PLACEMENT
  CANCEL
                     FINOUT
                     FUSION
  Command DDEFINITION>FLOORPLAN:
```

Figure A.45

Figure A.46

Enter block to PLACE(str)
DDEFINITION(FLOORPLAND

	tle/settle/tutor	enesil Version v	7. 0		Floorpla
DOS ADD_CON	NECTOR MOVE_CONN OUTH EAST WEST	ECTOR REMOVE_CON	NECTOR		
DRTH_CONNECTOR		SOUTH_CONNECTOR			
	_ STICKY[0]	LS_OUT[0] LS_OUT[1]	- a [2]		
	ZERO	LS_0UT(2) LS_0UT(3)	P[5]	_	
		_ LS_OUT(3)	P [31		
		MS_CARRIES[0]_ MS_CARRIES[1]	- ^{>}		
		MS_CARRIES[2]_	_		
		MS_BUM[0]	-		
		MS_SUM(13 MS_SUM(23	-		
		PO	_		
		P1	_		
		P2 P3	-		
		P4	_		
		P5	_		
		P6			
		#101	_		
		b[0]	_		
		6[13	-		
		phase_a	_		
		phase_b	_		
		s 4 s 5	-		
		\$6	_		
		. \$7	-		
		· ———			
INSERT MESSAG	ES GRAPHICS FO	jrm ŭ√S	RLAY	RECORD	UTILIT
		AUTO_PINOUT		CHECK_	

Figure A.47

Module ~gensettle/settle/tutorial_mod Floorplan

INSERT	MESSAGES	GFAFH:CS	FORM	DVERLAY	RECORD	UTILITY
BACK RESET_FU	E1001		AHTO FUSE FUSE	CENTER PAN	F } T CHECK	aptr
TEXT_SPE			DU_NOT_FU		CHECK_	_SFEC
			NEXT_FUSE	700M		

Enter Posicr to FUSEIpht3 DEFINITION:FLOORPLAN:

Figure A.48

- k. Select DONE (Figure A.45), followed by CONFIRM.
 If all goes well, the floorplan will be complete.
- 4. Now simulation and timing analysis can be performed as described in the previous sections.

E. TUTOR_CHIP CHIP

This section is a tutorial for a top-down chip design of a chip named tutor_chip. The chip consists of tutorblk_1 and tutorblk-2, a clock, input/out pads, a VSS pad, and VDD pad. A schematic with signal names is shown in Figure A.49.




Figure A.49 Tutor_Chip Chip

- 1. Definition and Specification:
- a. Proceed as in the previous sections down through ATTACH NEW. Now select CHIP from the Executive menu (Figure A.50).
- b. Name the chip tutor_chip when prompted, and attach it to the tree.
- c. Select DEFINITION and HEADER. On the Chip Header form (Figure A.51) select Fab line VTC_CP10A and <u>leave</u> the Package Type as NO_PACKAGE.
 - d. Select ACCEPT_FORM (Figure A.51).
- e. Now select SPECIFICATION from the Definition menu and the screen should show a blank Chip Specification form (Figure A.52).
- f. Next select ATTACH_NEW (Figure A.52) and BLOCK (Figure A.53). Name the object data_in when prompted.
- must be defined by using the appropriate Header and Specification forms.
- h. Select DEFINE next to data_in on the Chip Specification menu.
- i. Select HEADER from the next screen. Select PAD from the Header form for Function type (Figure A.54) and CONFIRM. Select ACCEPT_FORM.
- j. Next select SPECIFICATION and the screen should show a PAD Functional Specification menu (Figure A.55).

```
) START Genesil job "gensettle/settle/tutorchip on microi ) Mon Aug 22 22 02.41 1988
                                   Genesil (tm) System Version v7.0
                   Copyright Silicon Compiler Systems Corporation 1988
        License' Material -- Program Property of SCS -- All Rights Reserved
) This software is protected as an unpublished work and the copyright notice ) does not imply publication. This software contains confidential trade ) secrets of Silicon Compiler Systems Corporation. The reproduction. ) transfer or use of this software or the supporting documentation is ) governed by a license agreement with SCS, and the software shall be used
   solely in accordance with such agreement
                                        RESTRICTED RIGHTS LEGEND
                       Use, duplication or disclosure by the Government
                           is subject to restrictions as set forth in
                          subparagraph (c)(1)(1) of the Rights in Technical Data and Computer Software clause
                                              at 252 227-7013
CONTINUE
SELECT_DBJECT
ATTACH
  ANCEL BLOCK GENERAL MODULE CHIP
 INSERT MESSAGES GRAPHICS
                                              GENERAL_MODULE CHIP
PARALLEL_DF
CANCEL
```

Executive

User: *gensettle/settle

ATTACH New Object Type.
DSELECT_OBJECTDATTACHDNEWD

Figure A.50

RANDOM_LOGIC

```
Chip *gensettle/settle/tutor_thip -----Genesil Version v7.0------
                                                                                        Definition
Object Type CHIP
Technology
Fab line
            AMI_CT20A
GEN_CP12A
NCR_CN2OA
ORB_CN2OA
US2_CN2OA
VTC_CP12A
                                    GEN_CN2OA
GES_CF12A
NSC_CN12A
RIC_CN2OA
VTC_CN16A
VTI_CN2OA
                                                             GEN_CN3OA
IMP_CP2OA
NSC_CN2OA
SSC_CN2OA
VTC_CP1OB
Package Type
             CLLCC100f
CLLCC132g
CLLCC66dC
                                                             CLL00132.
                                    CLLCC124g
                                    CLLCC68a
                                                             CLLCCOBOB
                                    CLLCC84d
                                                             CLLCCB4dB
             CLLCCB4dC
                                     CPGA100.
                                                             CPGA108.
             CPGA1200
                                     CPGA132c
                                                             CPGA144f
             CPGA1494
CPGA22441
                                     CFGA180f
                                                             CPGA180g
                                     CPGA22412
                                                             CEGAGE
             CPGAB4c
                                    CPGAB4c
                                                             CPGAG4e
             CSEZE:
                                     CSB40c
                                                             CSB43a
             CSD43c
                                    CSD64d
                                                             IUT_PAG
             PDIF 40¢
                                    PDIP46c
                                                             FDIF640
             PLDCC44c
                                    PLDCC68e
PPGA120e
                                                             PLDCCB4e
             PPG-100e
                                                             FPGA149F
            NO_- ACKAGE
Created By gensettle ast Modified
                                                   Date Mon Aug 22 22 04 33 1986
Date Mon Aug 22 22 04 33 1986
Status
Placed
                                No
                                                  Routed
                                                                                    No
Compile parameters STANDARD
                                                Estimate (OFF, POWER, CLOCK, BUS ALL)
Notes
INSERT MESSAGES GRAPHICS FORM
                                                      OVERLAY
                                                                          RECORD UTILITY
ALCEFT_FORM
CANCEL
```

DEFINITION HEADERD

Figure A.51

Chip. ~gensettle/settle/tutor_chip	Definition V7.0
Sub-Objects Name Type	
ATTACH_NEW	ATTACH_EXISTING

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
400001 FORM HEADER ATTACH NET_NETLIST
OBJECT_NETLIST

Figure A.52

I DEFINITION

*****	******	*****		***	*****	****	******
Chip. *gen	settle/	settle/	tutor chip				Definition
				Version	v7. 0		
Sub-Ot ject		•					
					EXISTING		
ATTACH_NEW				WILLWOOD	-E Y 19 1140		

INSERT MESSAGES GRAPHICS FORM ÜVERLAY RECORL UTILITY

CANCEL BLOCK. GENERAL_MODULE
PARA_LEL_PATH
RANDDM_LOGIC

New Object Type DEFINITION, ATTACHDATTACH_NEWD

Figure A.53

	lock: ~gense: pe. BLOCK		-Genesil Ve	nip/s rsion	v7. () 						
Function	type External Label LROM Parallel_Dat Random_Logic	apath		!		FIFO LRAM PAD RAM	1					
	y CMOS-1 VTC_CP10B											
Created B Last Modi Status	u gensettle			Date: Date:	Mon	Aug Aug	3 2 2 2	2 2	06 06	2ა 35	1 - 4 E	
Compile p	arametens TYPE Uster [1] OÖ	STAND	ARD				NO	νE		ES	IIMATE	
Notes												
: : :							_					
INSERT	MESBAGES GR	4PH1C5	FORM	0	VERL	AY			R	ECOR	5. 	UTILIT
ACCERT_FD CANCEL	R M.											
: DEFINITI	ONGDEF INEGHE	ADERI	Pigur	e A.54	<u>.</u>							

PAD ~gensettle/se				_	Pad Block Editor
			Version v7.(1 Specifica) tion.	
Pad Type	DATA TEST	VSS STROBE	VDD CLKPRDCIN	CLOCK ANALDG	
Data Flow. Protection	IN FAB DEFAU	OUT	IO TECTION NP_I	PROTECTION	
Input Processing. Input Driver	SIMPLE NO_CLOCK	PARITY DIRECT		SYNCHRONIZER	
	YES YES >_8	NO NO			
		Bond 1	ng Pads:		
Data	>DATA		(DATA)		
			ectors		
Phase B Data In	>phase_b_ >a[3 0]≀b		(PHASE_B) (DIN)		

INSERT	MESSA	GES	GRAPHICS	FORM	DVERLAY	RECORD	UTILITY
ACCEPT_FE FIGEOMAGE CANCEL		54	ECH_FORM VE CH_CHECK			VIEW TEXT_S	PEC

DEFINITION DEFINES

Figure A.55

Select IN for Data Flow. All other specifications are defaults except width, Phase B, and Data In. Fill these to match Figure A.55.

- k. Now select ACCEPT_FORM (Figure A.55). Go BACK to the Chip Specification form (Figure A.56). Figure A.56 is a complete Chip Specification form for tutor_chip. Your Chip Specification form should have only a data-in PAD on it at this time.
- 1. For each of the remaining PADS (clock, vss, vdd,
 and data_out), using steps f through j except for the
 following PAD Functional Specification form changes:
- (1) Clock PAD: Select <u>CLOCK</u> for Pad type. All other specifications are defaults except PHASE_A and PHASE_B. type in phase_a, and phase_b in accordance with Figure A.57. ACCEPT_FORM (Figure A.57) and continue to the next PAD.
- (2) VSS PAD: Select <u>VSS</u> for Pad Type. All other inputs are left to defaults. ACCEPT_FORM (Figure A.58) and continue to the next PAD. The Chip Specification form should now look like Figure A.59. The order is not important.
- (3) Vdd PAD: Select vdd for PAD type. All other inputs are left to defaults. ACCEPT_FORM (Figure A.60) and continue to the next PAD.
- (4) data_out PAD: Select <u>OUT</u> for Data Flow.

 All other specifications are defaults except width, Phase A,

 Phase B, and Data Out. Fill these in to match Figure A.61.

 ACCEPT_FORM and go BACK to the Chip Specification form.

	/settle/tutor_chip	· i 1	Definition
Sub-Objects Name >data_in >clock >vss	Type PAD PAD PAD Random_Log1c	DEFINE DEFINE DEFINE DEFINE DEFINE DEFINE	DETACH DETACH DETACH DETACH DETACH DETACH DETACH DETACH
ATTACH_NEW		ATTACH_EXISTING	

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
ACCEPT_FORM HEADER ATTACH NET_NETLIST
OBJECT_NETLIST

PDEFINITION:

Figure A.56

		-venesii V Functional			
Pad Type	TEST	VSS STROBE	CLKPROCIN	ANALDG	
Protection Layout Clv Input	PAD_LIMIT SINGLE	ET N_PROT	ECTION NP_I NON_PAD_L	PROTECTION IMITED	-
Clkpower Divider Loading	RING DIVIDE_2 150PF	NO_DIVIDE		LATED	
		Bondin	g Pads		-
Clock					
Vss	>vss		(VSS)		
Vd0			(ODD)		_
		Conne	ctors		
Phase A	>pnase_a_		(PHASE_A)		
Phase B	>phase_b_		(PHASE_B)		

INSEFT MESS	AGES GRAPHICS	FORM	DVERLAY	RECORD	UTILITY
ACCEF!_FORM FIGEONHOLE CANCEL	CHECK_FORM SAVE TECH_CHECK			VIEW TEXT_S	PEC

DEFINITION DEFINED

Figure A.57

			Version v7.(1 Specificat	0
Pad Type	DATA TEST	VSS STROBE	VDD CLKPROCIN	CLDCK ANALOG
Style Bonding Inductance Change pitch Width	CORE SINGLE DEFAULT YES >_0	RING DOUBLE CHANGE NO	COMBINED	CLKPOWER_ISOLATED
Vss	>vss	Bondi	ng Pads: (VSS)	

INSERT MESSA	GEE GRAPHICS	_	DVERLAY	RECORD	UTILITY
ACCEPT FORM PIGEONHULE CANIEL	CHECK_FORM SAVE TECH_CHECK			VIEW TEXT_S	FEC
	·- - ·				

DEFINITIOND DEFINED

Figure A.58

Sub-Objects Name data_in clock vss	Type PAD	DEFINE DEFINE	DETACH DETACH DETACH	
ATTACH_NEW		ATTACH_EXISTING		
	GRAPHICS FORM	GVERLAY	RECORD	UTILIT
CANCEL	DEFA	ULT_TO_CURRENT_NAM	E	
Enter New Name of	F Created Object Epe CH::ATTACH_Ex1STING:>	th3		

Definition

Chip: ~gensettle/settle/tutor_chip ______Genesil Version v7.0----

Figure A.59

PAD ~gensettle/				Pad Block Editor D
rad Type	DATA TEST	VSS STROBE	VDD CLKPROCIN	CLOCK
Style Bonding Inductance Change pitch Width	CORE SINGLE DEFAULT YES >_0	RING DOUBLE CHANGE NO	COMBINED	CLKPOHER_ISOLATED
Vdd	><¤	Bondin	g Pads'	

INSERT MESSA	GES GRAPHICS	FÖRM	ŰVERLAV	RECORD	UTILITY
ACCEPT_FORM FIGEOUHOLE CANCEL	CHECK_FORM SAVE TECH_CHECK			VIEW TEXT_S	SPEC

DEFINITION DEFINE

Figure A.60

VSS STROBE OUT CLOCKED	VDD CLOCK CLKPROCIN ANALOG 10 TRANSPARENT D2 DRVSPEED1 DRVSPEED0 (slowe:::
STROBE OUT CLOCKED ED3 DRYSPEED NO	CLKPROCIN ANALOG 10 TRANSPARENT 02 DRVSPEED1 DRVSPEED0 (*lowe**)
CLOCKED EDG DRYSPEED NO IE TTL	TRANSPARENT D2 DRVSPEED1 DRVSPEED0 (\$lowert)
Pondi	ng Pads
	nectors
-t-	(PHASE_B)
•	Conr

INSERT MESSA	AGES GHAPHICS	FORM	OVERLAY	PECOFI	UTILITY
ACCEPT_FORM PIGEDWHOLE CANCEL	CHECK_FORM 54VE TECH_CHECK			V11W TE+1_S	SPE:

I DEFINITION: DEFINE:

Figure A.61

- m. From the Chip Specification form, select

 ATTACH_EXISTING. The user will now be prompted for the path
 to the existing object. Type in "gensettle/settle/tutorblk_1
 and depress RETURN (use your own name and path unless you are
 in Settle's account). Now select DEFAULT_TO_CURRENT_NAME.
 The Chip Specification form should now include tutorblk_1.
- n. Attach tutorblk_2 in the same manner. The Chip Specification form should now contain the same objects as Figure A.56.
 - 2. The Chip must now be netlisted:
- each object's netlist, as described in the module section and ensure all object netlists match Figure A.62 A.67. Type in the required signal names where applicable, and depress RETURN at the end of each line.
- b. Select SPECIFICATION (Figure A.67), and if there are no netlist errors, the Chip Specification form should be on the screen (Figure A.56). Now select ACCEPT_FORM (Figure A.56), and the screen will now show the Definition menu as illustrated in Figure A.68.
 - 3. The Chip must now be floorplanned:
 - a. Select FLOORPLAN (Figure A.68).
- b. Use the module placement procedures to place the two unplaced blocks (Figure A.69).
- c. Go BACK to the initial floorplan menu (Figure A.70). Select PINOUT. All unplaced PADS are now listed.

Chip. ~gensettle/settle/	tutor_chip		Definition
Object Name Sdata_in_ Sisplay NONE CHECK_REE Sort by NET_NAME CONNE	FIRST ULTS LENGTH SIG_TYP	PREV NEXT	
DEFAULT/USER/BOTH Name DATA(7:0] DIN(7:0] PHASE_B	Net Name >DATAIN_PADS[7:0] >a[3:0].b[3:0] >phase_b	I E NA	EDIT EDIT

INSERT MESS	AGES GRAPHICS FORM	OVERLAY	RECORF	UTILITY
ACCEPT_PORM PIGEDMMOLE CANCEL	CHECK_SPEC NET_N VIEW_DRC_NETLIST	NETLIST SPECIFIC	ATION WRITE_ READ_S SAVE	

Enter (string)
| DEFINITION OBJECT_NETLISTS

Figure A.62

INSEFT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

ACCEPT FORM CHECK SPEC NET NETLIST SPECIFICATION WRITE SPEC
FIGEOPHOLE VIEW_DRC_NETLIST SAVE

CARLES

Enter (string)
|| DEFINITIONDOBUECT_NETLISTD

Figure A.63

Chip ~gensettle/settle	tutor_chip			Definition
Object Name Stutorblk_1 Sisplay NONE CHECK_RES	SULTS LENGTH	FIRST PREV SIG_TYPE PRIORITY	NEXT	LAST
DEFAULT/USER/BOTH Name	Net Name	I-E	Attribute	
a[3 0]	>at3:01_	I E	. NA	EDIT
b(3.0)	>6[3 0]	I E	NA	EDIT
dff1[4 5]	> 0 4 4 1 [4 0]	1 E	NA	EDIT
phase_a	>phase_a	1 E	NA	£DIT
chase b	>phase b		NA .	EDIT

INSEFT MESSAG	GES GRAPHICS	FORM	ÜVERLAY	RECORD	UTILITY
ACCEFT_FARM PIGEDHHOLE CANCEL	CHECH_SPEC \!EW_DRC_NET	NET_NETLIST	SPECIFICATION	WRITELS REALLSF SAVE	

Enter (string)
DEFINITION(OBJECT_NETLIST)

Figure A.64

Chip: ~gensettle/settle.		n u7 0		Definition
Object Name >tutorblk_2 Pisplay NONE CHECK_RE Sort by NET_NAME CONNI	FIRST SULTS LENGTH SIG_TY	PREV	NEXT	LAST
SOLE BY MEI THANK COMM	EC. CON_HAMILE NITHER	. Mai Ekiane Tr.		
DEFAULT/USER/BOTH Name	Net Name		Attribute	
		I-E	Attribute	EDIT
DEFAULT/USER/BOTH Name	Net Name	I-E	Attribute	
DEFAULT/USER/BOTH Name dff1[4 0]	Net Name >dff1[4:0]	I-E	Attribute NA NA	EDIT

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

ACCEPT_FORM CHECK_SPEC NET_NETLIST SPECIFICATION WRITE_SPEC
FIGEDWHOLE VIEW_DRC_NETLIST SAVE

CANCEL SAVE

Enter [string] | DEFINITION/OBJECT_NETLIST>

Pigure A.65

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

ACCEPT_FORM CHECK_SPEC NET_NETLIST SPECIFICATION WRITE_SPEC
PIGEONHOLE VIEW_DRC_NETLIST SAVE

CANCEL SAVE

Enter (string)
[DEFINITION:OBJECT_NETLIST>

Figure A.66

essessessessessessessessessessessessess	tutor_chip		Definition
Object Name >data_out_ Display NONE CHECK_RES Sort by NET_NAME CONNE	FIRS	ST PREV NEXT	
DEFAULT/USER/BOTH Name	Net Name	I-E Attribu	ite
DATA[4 0]	>DATADUT[4:0]	I E NA	EDIT
DISABLE	>FALSE	I E NA	EDIT
DOUT[4 0]	>4445[4:03	I E NA	EDIT
PHASE A	>phase_a	I E NA	EDIT
PHASE B	>phase_b	I E NA	EDIT

INSERT MESSA	AGES GRAPHICS	FÜRM	OVERLAY !	RECORD	UTILITY
ACCEFT_FORM FIGEORHOLE CANCEL	CHECK_SPEC VIEW_DRC_NET	NET_NETLIST	SPECIFICATION	WRITE_SPE READ_SPEC SAVE	
					

Enter Cstring: CDEFINITION.OBJECT_NETLISTS

Figure A.67

```
Definition
) This object is producible in all current technologies
 Form is valid
_ACK
OBJECT_NETLIST
'data_in
*L1 O. NET_NAME "DATAIN_PADS[7:0]"
*_NULL: OBJ_NAME "data_in"
*clock
$_L1 O. NET_NAME "CLK_PAD"
$_NULL, OBU_NAME "clock"
S_NULL. DBU_NAME "VSS"
tutorblk_1
#_NULL. OBU_NAME "tutorblk_1"
`tutorblk_2
$_NULL, OBJ_NAME "tutorblk_2"
$_NULL, OBU_NAME "vod"
data_out
DATAOUT_PADS[4 0]
1_NULL, DBJ_NAME
cata_out
$_L1 G. NET_NAME "DATABUT[4 0]"
$_L1 1. NET_NAME "FALSE"

$_NULL: $_L1 2. NET_NAME "dff5[4 0]"
ANCEL
 HECH_SFEC
LDR_CHECK
) No loop is detected
netlist is valid
SPECIFICATION
> Netlist is stored
) Key Parameters (set 120) Modified
ACCEPT_FORM
INSERT MESSAGES GRAPHICS
                                          OVERLAY RECORD
BACK HEADER NET_NETLIST FLOORPLAN TEXT_SPEC_READ SPECIFICATION OBJECT_NETLIST CURRENCY_OFF TEXT_SPEC_WRITE
PACK
```

Figure A.68

I DEFINITION.

Figure A.69

Enter block to PLACE[eth]...
IDEFINITION>FLOORPLAN>

INSERT MESSAGES GRAPHICS OVERLAY RECORD UTILITY

DONE PLACEMENT
CANCEL PINDUT
FUSION

Command
DDEFINITION:FLOORPLAND

Figure A.70

Select each PAD with the MOUSE. Place the cross hairs around the chip in the desired PAD location. Click the right MOUSE button. After placing a PAD, it may be moved by hooking it with the MOUSE, and moving it to the desired new location.

- d. After placing all PADS, go BACK to the initial floorplan menu (Figure A.70) and select FUSION.
- e. Select AUTO_FUSE. Go BACK to the initial floorplan menu (Figure A.70).
- f. Select DONE (Figure A.70). If all pads are placed correctly, the system will confirm floorplan complete.
- g. If there are PAD placement errors, try moving the PADS around and select DONE again.
- 4. After the chip is netlisted and floorplanned, it may be simulated and timing analysis performed in accordance with the previous block and module instructions.
 - 5. The chip may be plotted using the following commands:
 - a. Select PLOT (Figure A.71).
 - b. Next select NEW PLOT (Figure A.72).
- c. Select LAYOUT for a VLSI layout of the chip (Figure A.73).
- d. Now select WORKSTATION (Figure A.74), and then GO (Figure A.75).
- e. If all things go well, the screen should show a layout similar to Figure A.76.

```
Chip. *gensettle/settle/tutor_chip
                                                           Executive
        Fabline VTC_CP10B
                    Technology: CMOS-1
) Package not found
> rqfreq02-U-I Clock net phase_a given to have a maximum frequency of 10 00 Mn
 refreeO2-U-I Clock net phase_b given to have a maximum frequency of 10 00 Mh
) ROUTER maximum in-drop voltages (mv) found VSS 24 VCC 35
) ROUTER maximum in-drop voltages (mv) found VSS 24 VCC 35
) Pectage not found
) Chip size in um 2265 x 2221. in mils 89 2 x 87 4
) Key Parameters (set 121) Modified
) Key Parameters (set 123) Modified
) Done with command | COMPILE LAYOUT ------in Chip / tutor_chip
1 Times real=186s, cpu=119s (u=97s, s=21s) (c=119s)
B_SIZE_PAPER
tutor
, PLOT STATISTICS 3034 vectors, 12651 rectangles, 5872 line rectangles, 14324
skirped rectangles
PLOT FILE
HF750CA
`tutor_1
) Plot is queued
BACK
                 GRAPHICS OVERLAY RECORD UTILITY
INSERT MESSAGES GRAPHICS
EXIT_GENESIL SELECT_OBJECT DEFINITION COMPILE TOOLING PACKAGE_EDIT SIMULATION PLOT TIMING TRANSLATE
```

Pigure A.71

```
Plot
                        Technology: CMOS-1
   Fapline VTC_CP10B
  Package not found
  refreeO2-U-I Clock net phase_a given to have a maximum frequency of 10.00 Mh
> rqfreq02-U-I Clock net phase_b given to have a maximum frequency of 10.00 Mn
, ROUTER maximum in-drop voltages (mv) found VSS 24 VCC 35 ROUTER maximum in-drop voltages (mv) found VSS 24 VCC 35
-) Package not found
-) Package not found

-) Chip size in um 2265 x 2221/ in mils 89 2 x 87.4

-) Key Parameters (set 121) Modified

-) Key Parameters (set 123) Modified
 , Done with command COMPILE LAYOUT ------in Chip /tutor_chip
/ Times real=186s; cpu=119s (u=97s, s=21s) (c=119s)
HF_PLOTTER
E_SIZE_PAPER
tutor
40
  PLOT STATISTICS 3034 vectors. 12051 rectangles, 5872 line rectangles, 14324
 · sticced rectangles
PLOT_FILE
HF7583A
 tutor_1
- Plat is queued
 BACK
 FLUT
 INSERT MESSAGES GRAPHICS OVERLAY
                                         OVERLAY RECORD UTILITY
                              NEW PLOT
BACK
                               PLOT_FILE
```

Figure A.72

[PLOT]

```
Chip: ~gensettle/settle/tutor_chip
                                                                                               Plat
Capacitance for: 'phase_b' is 0.12 pf.

) I: Peak AC current to VBS: 35763 uA

) Key Parameters 250 transistors, Dissipation: 17.4 milliWatts@5V@10Mnz.

) Key Parameters (set 124) Modified
) Done with command COMPILE:LOAD_MODEL ------in Block: /data_out
) Times: real=40s: cpu=19s (u=12s, s=6.8s) (c=19s)
) Executing command COMPILE:LAYOUT ------in Chip: /tutor_chip
                                                        -----in Chip: /tutor_chip .
   Fabline VTC_CP10B
                              Technology: CMOS-1
) Package not found.
) Package not found.
) rqfreq02-U-I Clock net phase_a given to have a maximum frequency of 10 00 Mn
) rqfreq02-U-I Clock net phase_b given to have a maximum frequency of 10 00 Mh
) ROUTER maximum in-drop voltages (mv) found VSS 24 VCC 35 ROUTER maximum in-drop voltages (mv) found VSS 24 VCC 35
) Package not found.
) Chip size in um 2265 x 2221, in mils 89 2 x 87 4 ) key farameters (set 121) Modified ) Key Farameters (set 123) Modified
) Done with command COMPILE LAYOUT ------in Chip /tutor_chip
            real=186s, cpu=119s (u=97s, s=21s) (c=119s)
) Times
HP PLOTTER
B_EIZE_PAPER
tutor
GD.
PLOT STATISTICS 3034 vectors, 12651 rectangles, 5872 line rectangles, 14324
  skipped rectangles
PLOT_FILE
HF 75804
 tutor_1
 Plot is queues
BACK
FLOT
NEW_PLOT
 INSERT MESSAGES GRAPHICS OVERLAY RECORD UTILITY
 INSERT MESSAGES GRAPHICS
                                   LAYDUT
                                                        BONDING_DIAGRAM DISABLE_CURRENCY
BACK
                                         ROUTE
                                          FLOORPLAN
                                          PAPER_DOLLS
```

I FLOTI NEW_PLOT:

Figure A.73

```
Fabline: VTC_CP10B
                      Technology, CMOS-1
 ) Package not found.
 > rqfreq02-U~I Clock net phase_a given to have a maximum frequency of 10.00 Mh
 i rqfreq02-0-1. Clock net phase_b given to have a maximum frequency of 10 00 Mh
   ROUTER maximum in-drop voltages (mv) found:VSS 24 VCC 35 ROUTER maximum in-drop voltages (mv) found:VSS 24 VCC 35
 ) Package not found
 · Chip size in um 2265 x 2221, in mils: 89.2 x 87 4
  Key Parameters (set 121) Modified 
Key Parameters (set 123) Modified
 . HF_P_CTTER
P_SIZE_PAPER
 tutor
 60
  PLCT STATISTICS 3034 vectors, 1265) rectangles, 5872 line rectangles, 14324
 1 sampled rectangles
PLOT_FILE
HP7580A
 Ttutor_1
Plst is queues
  ACV
 PLOT
 NEW_PLOT

    Checking file currency
    Internal Object Migrarichy Initialized
    Completing Data Gathering Fhase

 . All files are up to date
  INSEFT MESSAGES GRAPHICS
                                      OVERLAY RECORD UTILITY
 BACK
                            MORKSTATION
                            HP_PLOTTER
```

IFLOT: NEW_PLOT: LAYOUT: Figure A.74

INSERT	MESSAGES	GRAPHICS	FORM	OVERLAY	RECORD	UTILITY	
CANCEL RESET GO			WINDOW VIEWPORT SCALE ROTATE	SPLIT T	SELECT_LAYERS OPTIMIZER_OFF		
			ROTATE				

DPLOTENEW_PLOT, LAYQUIDWORKSTATIONE

Figure A.75




Figure A.76

LIST OF REFERENCES

- 1. VLSI Systems Design Staff, <u>Directory of Silicon Compilers</u>. VLSI Systems Design, March 1988.
- 2. Shou, S.H., <u>Silicon Compilation Aids IC Design</u>, Defense Electronics, September 1987.
- 3. Loomis, H.H. Jr., and Kirk, D.E., "Automated Design of VLSI Devices for Navy Space Applications", Unpublished Paper, Naval Postgraduate School, Monterey, CA, April 1987.
- 4. Doer, A., and Sabo, D., <u>Silicon Compilation and Design for</u>
 Test, Solid State Technology, August 1986.
- Weste, N., and Eshragian, F., <u>Principles of CMOS VLSI</u> <u>Design, A Systems Perspective</u>, p.238, Addison-Wesley, October 1985.
- 6. <u>Genesil System, System Description Users Manual</u>. Silicon Compiler Systems Corp., San Jose, CA, 1986.
- 7. <u>Genesil System Compiler Library Volume I</u>, p.1-1, Silicon Compiler Systems Corp., San Jose, CA, 1986.
- 8. Genesil System, System Description Application Commands, Silicon Compiler Systems Corp., San Jose, CA, 1986.
- 9. <u>Genesil System, Simulation Users Guide</u>, Silicon Compiler Systems Corp., San Jose, CA, September 1987.
- Genesil System, Timing Analysis Users Guide. Silicon Compiler Systems Corp., San Jose, CA, July 1987.
- 11. Stone, H.S., <u>High Performance Computer Architecture</u>, ch. 3, Addison-Wesley Publishing, 1987.
- 12. Rogge, P.M., <u>The Architecture of Pipelined Computers</u>, Hemisphere Publishing, 1981.
- 13. Genesil System Compiler Library Volume III Random Logic Module, Silicon Compiler Corp., 1986.
- 14. Triebel, W.A., <u>Integrated Digital Electronics</u>, 2nd ed., p. 233, Prentice-Hall, 1985.
- 15. Conradi, J.R., and Hauenstein, B.R., <u>VLSI Design of a Very Fast Pipelined Carry Look Ahead Adder</u>, Master's Thesis. Naval Postgraduate School, Monterey, CA, September 1983.

- 16. Simchik, R.J., <u>VLSI Design of a Sixteen Bit Pipelined</u>
 <u>Multiplier Using Three Micron NMOS Technology</u>, Master's
 Thesis, Naval Postgraduate School, Monterey, CA, June 1985.
- 17. Taub, H., <u>Digital Circuits and Microprocessors</u>, p. 208, McGraw-Hill, 1982.
- 18. Froede, A.O. III, <u>Silicon Compiler Design of Combinational</u> and <u>Pipelined Adder Integrated Circuits</u>, <u>Master's Thesis</u>, Naval Postgraduate School, Monterey, CA, June 1985.
- 19. Waser, S., and Flynn, M.J., <u>Introduction to Arithmetic For Digital System Designers</u>, pp 132-138, CBS College Publishing, 1982

INITIAL DISTRIBUTION LIST

		No.	Copies
1.	Defense Technical Information Center Cameron Station Alexandria, Virginia 22304-6145		2
2.	Library, Code 0142 Naval Postgraduate School Monterey, California 93943-5002		2
3.	Chairman, Code 62 Naval Postgraduate School Monterey, California 93943-5000		1
4.	Curricular Officer, Code 32 Naval Postgraduate School Monterey, California 93943-5000		1
5.	Prof. H. H. Loomis Jr., Code 62Lm Naval Postgraduate School Monterey, California 93943-5000		1
6.	Prof. Chyan Yang, Code 62Ya Naval Postgraduate School Monterey, California 93943-5000		1
7.	LTCOL Robert H. Settle 18501 Serrano Street Villa Park, California 92667		1
8.	Commandant of the Marine Corps Code TE 06 Headquarters, U.S. Marine Corps Washington, D.C. 20360-0001		1
9.	Commander Space and Naval Warfare Command PD-151 Washington, D.C. 20360		1
10.	Naval Developmental Test Service Test Office: Joint Test Organization, Joint Tactical Command, Control, and Communication Agency Fort Huachuca, Arizona 85613	r	1
11.	Curricular Officer, Code 32 Naval Postgraduate School Monterey, California 93943-5000		1

12. Mr. Gary Harmon
Silicon Compiler Systems Corporation
2045 Hamilton Avenue
San Jose, California 95125